

Preliminary W27L010



128K × 8 ELECTRICALLY ERASABLE EPROM


GENERAL DESCRIPTION

The W27L010 is a high speed, low power consumption Electrically Erasable and Programmable Read Only Memory organized as 131072 × 8 bits. It requires only one supply in the range of 3.0V to 3.6V in normal read mode. The W27L010 provides an electrical chip erase function.


FEATURES

- High speed access time: 90/120 nS (max.)
- Read operating current: 10 mA (max.)
- Erase/Programming operating current: 30 mA (max.)
- Standby current: 20 μA (max.)
- Low voltage power supply range, 3.0V to 3.6V
- +14V erase/+12V programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 32-pin 600 mil DIP, 450 mil SOP and PLCC

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0–A16	Address Inputs
Q0–Q7	Data Inputs/Outputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
PGM	Program Enable
VPP	Program/Erase Supply Voltage
VCC	Power Supply
GND	Ground
NC	No Connection



FUNCTIONAL DESCRIPTION

Read Mode

Like conventional UVEPROMs, the W27L010 has two control functions, both of which produce data at the outputs.

\overline{CE} is for power control and chip select. \overline{OE} controls the output buffer to gate data to the output pins. When addresses are stable, the address access time (T_{ACC}) is equal to the delay from \overline{CE} to output (T_{CE}), and data are available at the outputs T_{OE} after the falling edge of \overline{OE} , if T_{ACC} and T_{CE} timings are met.

Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27L010 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when V_{PP} is raised to V_{PE} (14V), $V_{CC} = V_{CE}$ (5V), \overline{CE} low, \overline{OE} high, $A_9 = V_{HH}$ (14V), A_0 low, and all other address pins low and data input pins high. Pulsing \overline{PGM} low starts the erase operation.

Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if $V_{PP} = V_{PE}$ (14V), \overline{CE} low, and \overline{OE} low, \overline{PGM} high.

Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when V_{PP} is raised to V_{PP} (12V), $V_{CC} = V_{CP}$ (5V), \overline{CE} low, \overline{OE} high, the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing \overline{PGM} low starts the programming operation.

Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if $V_{PP} = V_{PP}$ (12V), \overline{CE} low, \overline{OE} low, and \overline{PGM} high.

Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When \overline{CE} high, erasing or programming of non-target chips is inhibited, so that except for the \overline{CE} , the W27L010 may have common inputs.



Standby Mode

The standby mode significantly reduces V_{CC} current. This mode is entered when \overline{CE} high. In standby mode, all outputs are in a high impedance state, independent of \overline{OE} and PGM.

Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27L010 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are concerned with three supply current issues: standby current levels (I_{sb}), active current levels (I_{cc}), and transient current peaks produced by the falling and rising edges of \overline{CE} . Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 μF ceramic capacitor connected between its V_{CC} and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7 μF electrolytic capacitor should be placed at the array's power supply connection between V_{CC} and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

TABLE OF OPERATING MODES

$V_{CC} = 3.3\text{V}$, $V_{PP} = 12\text{V}$, $V_{PE} = 14\text{V}$, $V_{HH} = 12\text{V}$, $V_{CP} = 5\text{V}$, $X = V_{IH}$ or V_{IL}

MODE	PINS							
	\overline{CE}	\overline{OE}	\overline{PGM}	A0	A9	VCC	VPP	OUTPUTS
Read	VIL	VIL	X	X	X	VCC	VCC	DOUT
Output Disable	VIL	VIH	X	X	X	VCC	VCC	High Z
Standby (TTL)	VIH	X	X	X	X	VCC	VCC	High Z
Standby (CMOS)	$V_{CC} \pm 0.3\text{V}$	X	X	X	X	VCC	VCC	High Z
Program	VIL	VIH	VIL	X	X	VCP	VPP	DIN
Program Verify	VIL	VIL	VIH	X	X	VCP	VPP	DOUT
Program Inhibit	VIH	X	X	X	X	VCP	VPP	High Z
Erase	VIL	VIH	VIL	VIL	VPE	VCP	VPE	FF (Hex)
Erase Verify	VIL	VIL	VIH	X	X	VCP	VPE	DOUT
Erase Inhibit	VIH	X	X	X	X	VCP	VPE	High Z
Product Identifier- Manufacturer	VIL	VIL	X	VIL	VHH	VCC	VCC	DA (Hex)
Product Identifier-device	VIL	VIL	X	VIH	VHH	VCC	VCC	01 (Hex)



DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Operation Temperature	0 to +70	°C
Storage Temperature	-65 to +125	°C
Voltage on all Pins with Respect to Ground Except VCC, VPP and A9 Pins	-0.5 to VCC +0.5	V
Voltage on VCC Pin with Respect to Ground	-0.5 to +7	V
Voltage on VPP Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC Erase Characteristics

(TA = 25° C ±5° C, VCC = 5.0V ±10%, VHH = 14V)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = VIL or VIH	-10	-	10	µA
VCC Erase Current	ICP	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, $\overline{PGM} = V_{IL}$, A9 = VHH	-	-	30	mA
VPP Erase Current	IPP	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, $\overline{PGM} = V_{IL}$, A9 = VHH	-	-	30	mA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.4	-	5.5	V
Output Low Voltage (Verify)	VOL	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	VOH	IOH = -0.4 mA	2.4	-	-	V
A9 Erase Voltage	VID	-	13.25	14.0	14.25	V
VPP Erase Voltage	VPE	-	13.25	14.0	14.25	V
VCC Supply Voltage (Erase)	VCE	-	4.5	5.0	5.5	V

Note: VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.



CAPACITANCE

(V_{CC} = 3.0V to 3.6V , T_A = 25° C, f = 1 MHz)


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input Capacitance	C _{IN}	V _{IN} = 0V	6	pF
Output Capacitance	C _{OUT}	V _{OUT} = 0V	12	pF

AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	10 nS
Input and Output Timing Reference Level	0.8V/2.0V
Output Load	C _L = 100 pF, I _{OH} /I _{OL} = -0.1 mA/1.6 mA

AC Test Load and Waveforms



Preliminary W27L010



READ OPERATION DC CHARACTERISTICS

(V_{CC} = 3.0V to 3.6V, T_A = 0 to 70° C)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I _{LI}	V _{IN} = 0V to V _{CC}	-5	-	5	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0V to V _{CC}	-10	-	10	μA
Standby V _{CC} Current (TTL input)	I _{SB}	$\overline{CE} = V_{IH}$	-	-	200	μA
Standby V _{CC} Current (CMOS input)	I _{SB1}	$\overline{CE} = V_{CC} \pm 0.2V$	-	-	20	μA
V _{CC} Operating Current	I _{CC}	$\overline{CE} = V_{IL}$ I _{OUT} = 0 mA f = 5 MHz	-	-	10	mA
V _{PP} Operating Current	I _{PP}	V _{PP} = V _{CC}	-	-	10	μA
Input Low Voltage	V _{IL}	-	-0.3	-	0.6	V
Input High Voltage	V _{IH}	-	2.0	-	V _{CC} + 0.5	V
Output Low Voltage	V _{OL}	I _{OL} = 1.6 mA	-	-	0.4	V
Output High Voltage	V _{OH}	I _{OH} = -0.1 mA	2.4	-	-	V
V _{PP} Operating Voltage	V _{PP}	-	V _{CC} - 0.7	-	V _{CC}	V

READ OPERATION AC CHARACTERISTICS

(V_{CC} = 3.0V to 3.6V, T_A = 0 to 70° C)

PARAMETER	SYM.	W27L010-90		W27L010-12		UNIT
		MAX.	MIN.	MAX.	MIN.	
Read Cycle Time	T _{RC}	90	-	120	-	nS
Chip Enable Access Time	T _{CE}	-	90	-	120	nS
Address Access Time	T _{ACC}	-	90	-	120	nS
Output Enable Access Time	T _{OE}	-	40	-	55	nS
\overline{OE} High to High-Z Output	T _{DF}	-	25	-	30	nS
Output Hold from Address Change	T _{OH}	0	-	0	-	nS

Note: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.



DC PROGRAMMING CHARACTERISTICS

(V_{CC} = 5.0V ±10%, T_A = 25° C ±5° C)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I _{LI}	V _{IN} = V _{IL} or V _{IH}	-	-	10	μA
V _{CC} Program Current	I _{CP}	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$ $\overline{PGM} = V_{IL}$	-	-	30	mA
V _{PP} Program Current	I _{PP}	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$ $\overline{PGM} = V_{IL}$	-	-	30	mA
Input Low Voltage	V _{IL}	-	-0.3	-	0.8	V
Input High Voltage	V _{IH}	-	2.4	-	5.5	V
Output Low Voltage (Verify)	V _{OL}	I _{OL} = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	V _{OH}	I _{OH} = -0.4 mA	2.4	-	-	V
A9 Silicon I.D. Voltage	V _{ID}	-	11.5	12.0	12.5	V
V _{PP} Program Voltage	V _{PP}	-	11.75	12.0	12.25	V
V _{CC} Supply Voltage (Program)	V _{CP}	-	4.5	5.0	5.5	V

AC PROGRAMMING/ERASE CHARACTERISTICS

(V_{CC} = 5.0V ±10%, T_A = 25° C ±5° C)


PARAMETER	SYM.	LIMITS			UNIT
		MIN.	TYP.	MAX.	
V _{PP} Setup Time	T _{VPS}	2.0	-	-	μS
Address Setup Time	T _{AS}	2.0	-	-	μS
Data Setup Time	T _{DS}	2.0	-	-	μS
\overline{PGM} Program Pulse Width	T _{PWP}	95	100	105	μS
\overline{PGM} Erase Pulse Width	T _{PWE}	95	100	105	mS
Data Hold Time	T _{DH}	2.0	-	-	μS
\overline{OE} Setup Time	T _{OES}	2.0	-	-	μS
Data Valid from \overline{OE}	T _{OEV}	-	-	150	nS
\overline{OE} High to Output High Z	T _{DFP}	0	-	130	nS
Address Hold Time after \overline{PGM} High	T _{AH}	0	-	-	μS
Address Hold Time (Erase)	T _{AHE}	2.0	-	-	μS
\overline{CE} Setup Time	T _{CES}	2.0	-	-	μS

Note: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.




Timing Waveforms, Continued

Programming Waveform






SMART PROGRAMMING ALGORITHM





SMART ERASE ALGORITHM



Preliminary W27L010



ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY V _{CC} CURRENT MAX. (mA)	PACKAGE
W27L010-90	90	8	20	600 mil DIP
W27L010-12	120	8	20	600 mil DIP
W27L010S-90	90	8	20	450 mil SOP
W27L010S-12	120	8	20	450 mil SOP
W27L010P-90	90	8	20	32-pin PLCC
W27L010P-12	120	8	20	32-pin PLCC

Notes:

- Winbond reserves the right to make changes to its products without prior notice.
- Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

PACKAGE DIMENSIONS

32-pin P-DIP

Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	—	—	0.210	—	—	5.33
A ₁	0.010	—	—	0.25	—	—
A ₂	0.150	0.155	0.160	3.81	3.94	4.06
B	0.016	0.018	0.022	0.41	0.46	0.56
B ₁	0.048	0.050	0.054	1.22	1.27	1.37
C	0.008	0.010	0.014	0.20	0.25	0.36
D	—	1.650	1.660	—	41.91	42.16
E	0.590	0.600	0.610	14.99	15.24	15.49
E ₁	0.545	0.550	0.555	13.84	13.97	14.10
e ₁	0.090	0.100	0.110	2.29	2.54	2.79
L	0.120	0.130	0.140	3.05	3.30	3.56
a	0	—	15	0	—	15
e _A	0.630	0.650	0.670	16.00	16.51	17.02
S	—	—	0.085	—	—	2.16

Notes:


- Dimensions D Max. & S include mold flash or tie bar burr
- Dimension E1 does not include interlead flash.
- Dimensions D & E1 include mold mismatch and are determined at the mold parting line.
- Dimension B1 does not include dambar protrusion/intrusion.
- Controlling dimension: Inches.
- General appearance spec. should be based on final visual inspection spec.

Preliminary W27L010




Package Dimensions, Continued

32-pin SO Wide Body



32-Lead PLCC



Preliminary W27L010



VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Feb. 1999		Initial Issued



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5792647
<http://www.winbond.com.tw/>
Voice & Fax-on-demand: 886-2-7197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,
Taipei, Taiwan
TEL: 886-2-7190505
FAX: 886-2-7197502

Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II,
123 Hoi Bun Rd., Kwun Tong,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

Winbond Electronics North America Corp.

Winbond Memory Lab.
Winbond Microelectronics Corp.
Winbond Systems Lab.

2730 Orchard Parkway, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-9436668

Note: All data and specifications are subject to change without notice.