

STRUCTURE Silicon Monolithic Integrated Circuit

PRODUCT CMOS Type series regulator

TYPE **B H 3 1 F B 1 W G**

PACKAGE Fig.1 (Plastic Mold)

BLOCK Fig.2

TEST CIRCUIT Fig.3~9

APPRICATION CIRCUIT Fig.23

FUTURES

- Output Voltage Accuracy $3.1V \pm 1.0\%$
- Output Max Current 150mA
- Low Quiescence Current $40 \mu A$
- Stable With Ceramic Output Capacitor
- High Ripple Rejection Rate 70dB($f=1kHz$)
- Over Current Protection
- Thermal Shutdown
- Output Control
- Package SSOP5

ABSOLUTE MAXIMUM RATINGS ($T_a=25^\circ C$)

PARAMETER	Symbol	Limit	Unit
Power Supply Voltage	VMAX	-0.3 ~ +6.5	V
Power Dissipation	Pd	540 *1	mW
Operating Temperature Range	Topr	-30 ~ +85	$^\circ C$
Storage Temperature Range	Tstg	-55 ~ +125	$^\circ C$

*1 Pd derated at $5.4 \text{ mW}/^\circ C$ for temperature above $T_a=25^\circ C$,
mounted on $70 \times 70 \times 1.6 \text{ mm}$ glass-epoxy PCB.

RECOMMENDED OPERATING RANGE

PARAMETER	Symbol	Limit	Unit
Power Voltage	VIN	2.5~5.5	V
Output Max Current	IMAX	150	mA

● ELECTRICAL CHARACTERISTICS (Ta=25°C, VIN=4.1V, STBY=1.5V, Cin=0.1 μF, Co=1 μF)

PARAMETER	Symbol	Limit			UNIT	Conditions
		MIN.	TYP.	MAX.		
【REG】						
Output Voltage	VOUT	3.069	3.100	3.131	V	IOUT=1mA
Circuit Current	IGND	-	40	70	μA	IOUT=50mA
Circuit Current (STBY)	ISTBY	-	-	1.0	μA	STBY=0V
Ripple Rejection Ratio	RR	-	70	-	dB	VRR=-20dBv, fRR=1kHz, IOUT=10mA
Load Response 1	LTV1	-	50	-	mV	IOUT=1mA to 30mA
Load Response 2	LTV2	-	50	-	mV	IOUT=30mA to 1mA
Input.output voltage difference	VSAT	-	250	450	mV	VIN=0.98×VOUT, IOUT=100mA
Line Regulation	VDL1	-	2	20	mV	VIN=3.6V to 5.5V, IOUT=50mA
Load Regulation	VDLO	-	10	30	mV	IOUT=1mA to 100mA
【OCP】						
Limit Current	ILMAX	-	250	-	mA	VIN=4.1V, Vo=VOUT×0.98
Short Current	ISHORT	-	50	-	mA	VIN=4.1V, Vo=0V
【STBY】						
STBY Pull-down Resistor	RSTB	550	1100	2200	kΩ	
STBY Control Voltage	ON	VSTBH	1.5	-	VCC	V
	OFF	VSTBL	-0.3	-	0.3	V

● This product is not designed for protection against radio active rays.

● RECOMMENDED OPERATING CONDITION

PARAMETER	Symbol	MIN	TYP	MAX	UNIT	CONDITION
Input Capacitor	Cin	0.1	-	-	μF	Ceramic capacitor recommended
Output Capacitor	Co	1.0※2	2.2	-	μF	Ceramic capacitor recommended

※2 Recommended 2.2 μF ceramic capacitor (All temperature range),

since an output may become unstable at the time of low temperature and light load. (Fig.24 Reference)

○ PACKEGE (Plastic Mold)




Fig.1 PACKEGE (Plastic Mold) (Unit : mm)

○ BLOCK DIAGRAM




Fig.2 BLOCK DIAGRAM

○ PIN DESCRIPTION

PIN No.	PIN Name	DESCRIPTION
1	VIN	INPUT Pin
2	GND	GROUND Pin
3	STBY	OUTPUT CONTROL (High:ON, Low:OFF)
4	NC	NO CONNECT
5	VOUT	OUTPUT Pin

○ TEST CIRCUIT




Fig. 3 GND Current • Output Voltage Test Circuit (Characteristic example: Fig. 10~12, 21, 22)




Fig. 4 Over Current Protection Test Circuit (Characteristic example : Fig. 13)




Fig. 5 Load excessive response (Characteristic example : Fig. 15~17)

○ TEST CIRCUIT




Fig.6 Ripple Rejection Ratio Test Circuit (Characteristic example : Fig.18)




Fig.7 Output Voltage start-up time Test Circuit (Characteristic example : Fig.19)




Fig.8 Input/output voltage difference Test Circuit (Characteristic example : Fig.14)

○ TEST CIRCUIT




Fig.9 Line Transient response test circuit (Characteristic example : Fig.20)

○DC Characteristic example




Fig.10 Output Voltage-Input Voltage




Fig.11 GND Current-Input Voltage




Fig.12 GND Current-Output Current

○DC Characteristic example




Fig.13 Output Voltage—Output Current




Fig.14 Input.output voltage difference—Output Current

○AC Characteristic example




Fig. 15 Load Transient response ($C_o=1.0 \mu F$)

~Condition~
 $V_{IN}=4.1V$
 $C_{in}=0.1 \mu F$
 $C_o=1.0 \mu F$
 $I_{OUT}=1mA \leftrightarrow 30mA$
 $T_a=25^\circ C$




Fig. 16 Load Transient response ($C_o=2.2 \mu F$)

~Condition~
 $V_{IN}=4.1V$
 $C_{in}=0.1 \mu F$
 $C_o=2.2 \mu F$
 $I_{OUT}=1mA \leftrightarrow 30mA$
 $T_a=25^\circ C$




Fig. 17 Load Transient response ($C_o=10 \mu F$)

~Condition~
 $V_{IN}=4.1V$
 $C_{in}=0.1 \mu F$
 $C_o=10 \mu F$
 $I_{OUT}=1mA \leftrightarrow 30mA$
 $T_a=25^\circ C$

○AC Characteristic example




Fig.18 Ripple Rejection - Frequency




Fig.19 Output Voltage Start-up time




Fig.20 Line Transient response

○ Temperature Characteristic example




Fig.21 Output Voltage- Temperature




Fig.22 GND Current- Temperature

○ Application Circuit




Fig.23 Application Circuit (Reference)

※ Note

The above application circuit is recommended for use. Make sure to confirm the adequacy of characteristics. When using the application circuit make sure to leave an adequate margin for external components, while considering static and transitional characteristics, as well as dispersion of the IC.

○Operation Notes

1.) Absolute maximum ratings

This product is produced with strict quality control, however, may be destroyed if operated beyond its absolute maximum ratings.

If the device is destroyed by exceeding the recommended maximum ratings, the failure mode will be difficult to determine. (E.g. short mode, open mode)

Therefore, physical protection counter-measures (like fuse) should be implemented when operating conditions are beyond the absolute maximum ratings specified.

2.) GND potential

GND potential must be the lowest potential no matter what may happen. Actually, including transitional states, all pins except GND must not be the voltage below GND.

3.) Setting of heat

Consider Pd of actually using states, carry out the heat design which have adequate margin.

4.) Pin short and mistake fitting

When mounting the IC on the PCB, pay attention to the orientation of the IC. If there is a placement mistake, the IC may burn up.

5.) Actions in strong magnetic field

Using the IC within a strong magnetic field may cause a malfunction.

6.) Mutual impedance

Use short and wide wiring tracks for the power supply and ground to keep the mutual impedance as small as possible. Use a capacitor to keep ripple to a minimum.

7.) Voltage of STB pin

For standby mode set STB voltage below 0.3V. For normal operation set beyond 1.5V. The region between 0.3V and 1.5V is not recommended and may cause improper operation.

8.) Over current protection circuit

Over current and short circuit protection is built-in at the output, and IC destruction is prevented at the time of load short circuit. These protection circuit is effective in the destructive prevention by the sudden accident, please avoid use to which a protection circuit operates continuously.

9.) Thermal shut-down

In cases of operation at high temperature thermal shut-down will be activated and output will be turned off. Once IC returns to its normal operating temperature, output will be turned back on.

○ Operation Notes

10.) Output capacitor

To prevent oscillation at the output, it is recommended that the IC be operated at the stable region shown in Fig.24. (When the output capacitor is $1.0\ \mu\text{F}$ output may become unstable at low temperature and light load.) Output capacitor value above $2.2\ \mu\text{F}$ have shown stable output operation over a wide temperature range under varying load conditions.




Fig.24 Stable region characteristic
(Reference)

○ Operation Notes

11.) Input capacitor

It is recommended that a 0.1 μ F bypass capacitor be placed between VIN and GND. Consider mounting of the capacitor such that lead lengths are as short as possible. Ceramic capacitors, in general, exhibit the best characteristics for stability against changing temperature and increasing DC bias voltage. Specifically, ceramic capacitors that are B type and have a high voltage rating exhibit the best characteristic. (See Figures below for reference.)




Fig. 25 Capacitance change-Bias characteristic (F type) (Reference)




Fig. 26 Capacitance change-Bias characteristic (B type) (Reference)




Fig. 27 Capacitance change-Bias characteristic (F type, B type) (Reference)

○ Operation Notes

12.) Regarding input pin of the IC

This is a monolithic IC which has a P+ substrate and a P isolation between each pin. A P-N junction is formed from this P layer at each pin.

For example the relation between each potential is as follows,

(When $GND > PinB$ and $GND > PinA$, the P-N junction operates as a parasitic diode.)

(When $PinB > GND > PinA$, the P-N junction operates as a parasitic transistor.)

Parasitic diodes can occur inevitably in the IC structure. The operation of parasitic diodes can result in mutual interference among circuits as well as operation faults and physical damage. Accordingly, you must not use methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin.




Fig.28 Simplified structure of a Monolithic IC