August 2002

DS92LV040A 4 Channel Bus LVDS Transceiver



## **DS92LV040A 4 Channel Bus LVDS Transceiver**

## **General Description**


The DS92LV040A is one in a series of Bus LVDS transceivers designed specifically for high speed, low power backplane or cable interfaces. The device operates from a single 3.3V power supply and includes four differential line drivers and four receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V LVTTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation while consuming minimal power and reducing EMI. In addition, the differential signaling provides common mode noise rejection greater than ±1V.

The receiver threshold is less than +0/-70 mV. The receiver translates the differential Bus LVDS to standard (LVTTL/ LVCMOS) levels. (See Applications Information Section for more details.)

### Features

- Bus LVDS Signaling
- Propagation delay: Driver 2.3ns max, Receiver 3.2ns max
- Low power CMOS design
- 100% Transition time 1ns driver typical, 1.3ns receiver typical
- High Signaling Rate Capability (above 155 Mbps)
- 0.1V to 2.3V Common Mode Range for V<sub>ID</sub> = 200mV
- 70 mV Receiver Sensitivity
- Supports open and terminated failsafe on port pins
- 3.3V operation
- Glitch free power up/down (Driver & Receiver disabled)
- Light Bus Loading (5 pF typical) per Bus LVDS load
- Designed for Double Termination Applications
- Balanced Output Impedance
- Product offered in 44 pin LLP (Leadless Leadframe Package) package
- High impedance Bus pins on power off ( $V_{CC} = 0V$ )



## Simplified Functional Diagram

## Absolute Maximum Ratings (Notes 1,

#### 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	4.0V
Enable Input Voltage	
(DE, RE)	-0.3V to (V <sub>CC</sub> +0.3V)
Driver Input Voltage (D <sub>IN</sub> )	–0.3V to (V <sub>CC</sub> +0.3V)
Receiver Output Voltage	
(R <sub>OUT</sub> )	–0.3V to (V <sub>CC</sub> +0.3V)
Bus Pin Voltage (DO/RI±)	-0.3V to +3.9V
ESD (Note 4)	
(HBM 1.5 kΩ, 100 pF)	>4kV
Machine Model	>250V
Maximum Package Power Dissi	ipation at 25°C
LLP(Note 3)	4.8 W
Derate LLP Package	38.8mW/°C

θ <sub>ja</sub> (Note 3)	25.8°C/W
$\theta_{jc}$	25.5°C/W
Storage Temperature Range	–65°C to +150°C
Lead Temperature	
(Soldering, 4 sec.)	260°C

## **Recommended Operating** Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.6	V
Receiver Input Voltage	0.0	2.4	V
Operating Free Air Temperature	-40	+85	°C
Slowest Input Edge Rate			
(Note 7)(20% to 80%)			$\Delta t / \Delta V$
Data		1.0	ns/V
Control		3.0	ns/V

## **DC Electrical Characteristics**

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Notes 2, 4)

Symbol	Parameter	Condit	ions	Pin	Min	Тур	Max	Units
V <sub>OD</sub>	Output Differential Voltage	$R_L = 27\Omega$ , Figure 1		DO+/RI+, DO-/RI-	200	300	460	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change					5	27	mV
V <sub>OS</sub>	Offset Voltage				1.1	1.3	1.5	V
$\Delta V_{OS}$	Offset Magnitude Change					5	10	mV
V <sub>OHD</sub>	Driver Output High Voltage	R <sub>L</sub> = 27Ω				1.4	1.65	V
V <sub>OLD</sub>	Driver Output Low Voltage	R <sub>L</sub> = 27Ω			0.95	1.1		V
I <sub>OSD</sub>	Driver Output Short Circuit Current (Note 11)	$V_{OD} = 0V, DE = V_C$ shorted together	<sub>C</sub> , Driver outputs			1301	45	mA
V <sub>OHR</sub>	Receiver Voltage Output	V <sub>ID</sub> = +300 mV	$I_{OH} = -4 \text{ mA}$	R <sub>OUT</sub>	V <sub>CC</sub> -0.2			V
	High (Note 12)	Inputs Open			V <sub>CC</sub> -0.2			V
		Inputs Terminated, $R_L = 27\Omega$			V <sub>CC</sub> -0.2			V
V <sub>OLR</sub>	Receiver Voltage Output Low	$I_{OL} = 4.0 \text{ mA}, V_{ID} = -300 \text{ mV}$				0.05	0.100	V
I <sub>OD</sub>	Receiver Output Dynamic	$V_{ID} = 300 \text{mV}, V_{OUT} = V_{CC} - 1.0 \text{V}$			-50	33		mA
	Current (Note 11)	$V_{ID} = -300 \text{mV}, V_{OU}$	<sub>T</sub> = 1.0V			1361	60	mA
$V_{\text{TH}}$	Input Threshold High (Note 9)	DE = 0V, Over com	mon mode range	DO+/RI+, DO-/RI-		-40	0	mV
V <sub>TL</sub>	Input Threshold Low (Note 9)				-70	-40		mV
V <sub>CMR</sub>	Receiver Common Mode Range				V <sub>ID</sub>  /2		2.4 –  V <sub>ID</sub>  /2	V
I <sub>IN</sub>	Input Current	$DE = 0V, \overline{RE} = 2.4V$ $V_{IN} = +2.4V \text{ or } 0V$	Ι,		-20	±1	+20	μA
		$V_{\rm CC} = 0V, V_{\rm IN} = +2$	.4V or 0V	1	-20	±1	+20	μA

Symbol	Parameter	Conditions	Pin	Min	Тур	Мах	Units
V <sub>IH</sub>	Minimum Input High Voltage		D <sub>IN</sub> , DE, RE	2.0		V <sub>cc</sub>	V
V <sub>IL</sub>	Maximum Input Low Voltage			GND		0.8	V
I <sub>IH</sub>	Input High Current	$V_{IN} = V_{CC}$ or 2.4V		-20	±2.5	+20	μA
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = GND or 0.4V		-20	±2.5	+20	μΑ
V <sub>CL</sub>	Input Diode Clamp Voltage	$I_{CLAMP} = -18 \text{ mA}$		-1.5	-0.8		V
I <sub>CCD</sub>	Power Supply Current Drivers Enabled, Receivers Disabled	No Load, DE = $\overline{RE}$ = V <sub>CC</sub> , DIN = V <sub>CC</sub> or GND	V <sub>cc</sub>		20	40	mA
I <sub>CCR</sub>	Power Supply Current Drivers Disabled, Receivers Enabled	$DE = \overline{RE} = 0V, V_{ID} = \pm 300 mV$			27	40	mA
I <sub>CCZ</sub>	Power Supply Current, Drivers and Receivers TRI-STATE	$DE = 0V; \overline{RE} = V_{CC},$ DIN = V <sub>CC</sub> or GND			28	40	mA
I <sub>CC</sub>	Power Supply Current, Drivers and Receivers Enabled	$DE = V_{CC}; \overline{RE} = 0V,$ $DIN = V_{CC} \text{ or } GND,$ $R_{L} = 27\Omega$			70	100	mA
I <sub>OFF</sub>	Power Off Leakage Current	$V_{CC} = 0V \text{ or OPEN},$ $D_{IN}, DE, \overline{RE} = 0V \text{ or OPEN},$ $V_{APPLIED} = 3.6V (Port Pins)$	DO+/RI+, DO-/RI-	-20		+20	μA
C <sub>OUTPUT</sub>	Capacitance @ Bus Pins		DO+/RI+, DO-/RI-		5		pF
COUTPUT	Capacitance @ R <sub>OUT</sub>		R <sub>OUT</sub>		5		pF

## **AC Electrical Characteristics**

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Note 7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFEREN	TIAL DRIVER TIMING REQUIREMENTS	•				
t <sub>PHLD</sub>	Differential Prop. Delay High to Low (Note 9)	$R_L = 27\Omega$ ,	1.0	1.5	2.3	ns
t <sub>PLHD</sub>	Differential Prop. Delay Low to High (Note 9)	Figures 2, 3,	1.0	1.5	2.3	ns
t <sub>skD1</sub>	Differential Skew It <sub>PHLD</sub> -t <sub>PLHD</sub> I (duty cycle)(Note 10), (Note 9)	C <sub>L</sub> = 10 pF		80	160	ps
t <sub>ccsk</sub>	Channel to Channel Skew (all 4 channels), (Note 9)			220	400	ps
t <sub>TLH</sub>	Transition Time Low to High (20% to 80%)		0.4	0.75	1.3	ns
t <sub>THL</sub>	Transition Time High to Low (80% to 20%)		0.4	0.75	1.3	ns
t <sub>PHZ</sub>	Disable Time High to Z	R <sub>L</sub> = 27Ω,		5.0	10	ns
t <sub>PLZ</sub>	Disable Time Low to Z	Figures 4, 5,		5.0	10	ns
t <sub>PZH</sub>	Enable Time Z to High	C <sub>L</sub> = 10 pF		5.0	10	ns
t <sub>PZL</sub>	Enable Time Z to Low			5.0	10	ns
f <sub>MAXD</sub>	Guaranteed operation per data sheet up to the Min.					1
	Duty Cycle 45/55%, Transition time $\leq$ 25% of period		85	125		MHz
	(Note 9)					

#### www.national.com

#### AC Electrical Characteristics (Continued)

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Note 7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFEREN	TIAL RECEIVER TIMING REQUIREMENTS	•				
t <sub>PHLDR</sub>	Differential Prop. Delay High to Low (Note 9)	Figures 6, 7,	1.6	2.4	3.2	ns
t <sub>PLHDR</sub>	Differential Prop Delay Low to High (Note 9)	C <sub>L</sub> = 15 pF	1.6	2.4	3.2	ns
t <sub>SDK1R</sub>	Differential Skew  t <sub>PHLD</sub> -t <sub>PLHD</sub>   (duty cycle)(Note 10), (Note 9)			85	160	ps
t <sub>CCSKR</sub>	Channel to Channel Skew (all 4 channels)(Note 9)			140	300	ps
t <sub>TLHR</sub>	Transition Time Low to High (10% to 90%) (Note 9)		0.850	1.250	2.0	ns
t <sub>THLR</sub>	Transition Time High to Low (90% to 10%) (Note 9)		0.850	1.030	2.0	ns
t <sub>PHZ</sub>	Disable Time High to Z	R <sub>L</sub> = 500Ω,		3.0	10	ns
t <sub>PLZ</sub>	Disable Time Low to Z	Figures 8, 9,		3.0	10	ns
t <sub>PZH</sub>	Enable Time Z to High	C <sub>L</sub> = 15 pF		3.0	10	ns
t <sub>PZL</sub>	Enable Time Z to Low	7		3.0	10	ns
f <sub>MAXR</sub>	Guaranteed operation per data sheet up to the Min.					
	Duty Cycle 45/55%, Transition time $\leq$ 25% of period		85	125		
	(Note 9)					MHz

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified except  $V_{OD}$ ,  $\Delta V_{OD}$  and  $V_{ID}$ .

Note 3: Package must be mounted to pc board in accordance with AN-1187 to achieve thermals.

Note 4: All typicals are given for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C, unless otherwise stated.

**Note 5:** ESD Rating: HBM (1.5 kΩ, 100 pF) > 4 kV EIAJ (0Ω, 200 pF) > 250.

Note 6: CL includes probe and fixture capacitance.

**Note 7:** Generator waveforms for all tests unless otherwise specified: f = 25 MHz,  $Z_O = 50\Omega$ ,  $t_r$ ,  $t_f = <1.0 \text{ ns}$  (0%–100%). To ensure fastest propagation delay and minimum skew, data input edge rates should be equal to or faster than 1ns/V; control signals equal to or faster than 3ns/V. In general, the faster the input edge rate, the better the AC performance.

Note 8: The DS92LV040A functions within datasheet specification when a resistive load is applied to the driver outputs.

**Note 9:** Propagation delays, transition times, and receiver threshold are guaranteed by design and characterization.

Note 10: t<sub>SKD1</sub> lt<sub>PHLD</sub>-t<sub>PLHD</sub> is the worst case pulse skew (measure of duty cycle) over recommended operation conditions.

Note 11: Only one output at a time should be shorted, do not exceed maximum package power dissipation capacity.

Note 12:  $V_{OH}$  fail-safe terminated test performed with 27 $\Omega$  connected between RI+ and RI- inputs. No external voltage is applied.

Note 13: Chip to Chip skew is the difference in differential propagation delay between any channels of any devices, either edge.

## **Applications Information**

General application guidelines and hints may be found in the following application notes: AN-808, AN-977, AN-971, and AN-903.

BLVDS drivers and receivers are intended to be used in a differential backplane configuration. Transceivers or receivers are connected to the driver through a balanced media such as differential PCB traces. Typically, the characteristic differential impedance of the media (Zo) is in the range of 50 $\Omega$  to 100 $\Omega$ . Two termination resistors of Zo $\Omega$  each are placed at the ends of the transmission line backplane. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. The effects of mid-stream connector(s), cable stub(s), and other impedance discontinuity as well as ground shifting, noise margin limits, and total termination loading must be taken into account. The DS92LV040A differential line driver is a balanced current mode design. A current mode driver, generally speaking has a high output impedance (100 ohms) and supplies a reasonably constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The output current is typically 12 mA. The current changes as a

function of load resistor. The current mode requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop. Unterminated configurations are not allowed. The 12 mA loop current will develop a differential voltage of about 300mV across a  $27\Omega$ (double terminated 54 $\Omega$  differential transmission backplane) effective resistance, which the receiver detects with a 230 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (300 mV -70 mV = 230 mV)). The signal is centered around +1.2V(Driver Offset, VOS ) with respect to ground. Note that the steady-state voltage (VSS ) peak-to-peak swing is twice the differential voltage (VOD ) and is typically 600 mV. The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz-50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static ICC requirements of the ECL/PECL designs. LVDS requires 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other

## Applications Information (Continued)

existing RS-422 drivers. The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required.

There are a few common practices which should be implied when designing PCB for Bus LVDS signaling. Recommended practices are:

- Use at least 4 PCB board layer (Bus LVDS signals, ground, power and TTL signals).
- Keep drivers and receivers as close to the (Bus LVDS port side) connector as possible.
- Bypass each Bus LVDS device and also use distributed bulk capacitance between power planes. Surface mount capacitors placed close to power and ground pins work best. Three or more high frequency, multi-layer ceramic (MLC) surface mount (0.1  $\mu$ F, 0.01  $\mu$ F, 0.001  $\mu$ F) in parallel should be used between each V<sub>CC</sub> and ground. Multiple vias should be used to connect V<sub>CC</sub> and Ground planes to the pads of the by-pass capacitors.

In addition, it may be necessary to randomly distribute by-pass capacitors of different values (200pF to 1000pF) to achieve different resonant frequencies.

- Use the termination resistor which best matches the differential impedance of your transmission line.
- Leave unused Bus LVDS receiver inputs open (floating). Limit traces on unused inputs to <0.5 inches.</li>

• Isolate TTL signals from Bus LVDS signals

MEDIA (CONNECTOR or BACKPLANE) SELECTION:

• The backplane and connectors should have a matched differential impedance. Use controlled impedance traces which match the differential impedance of your transmission medium (ie. backplane or cable) and termination resistor(s). Run the differential pair trace lines as close together as possible as soon as they leave the IC. This will help eliminate reflections and ensure noise is coupled as common-mode. In fact, we have seen that differential signals which are 1mm apart radiate far less noise than

traces 3mm apart since magnetic field cancellation is much better with the closer traces. Plus, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver. Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result. (Note the velocity of propagation, v = c/Er where c (the speed of light) = 0.2997mm/ps or 0.0118 in/ps). Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number of vias and other discontinuity on the line. Avoid 90° turns (these cause impedance discontinuity). Use arcs or 45° bevels. Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuity in differential impedance. Minor violations at connection points are allowable.

Stub Length: Stub lengths should be kept to a minimum. The typical transition time of the DS92LV040A BLVDS output is 0.75ns (20% to 80%). The extrapolated 100 percent time is 0.75/0.6 or 1.25ns. For a general approximation, if the electrical length of a trace is greater than 1/5 of the transition edge, then the trace is considered a transmission line. For example, 1.25ns/5 is 250 picoseconds. Let velocity equal 160ps per inch for a typical loaded backplane. Then maximum stub length is 250ps/ 160ps/in or 1.56 inches. To determine the maximum stub for your backplane, you need to know the propagation velocity for the actual conditions (refer to application notes AN 905 and AN 808).

PACKAGE and SOLDERING INFORMATION:

 Refer to packaging application note AN-1187. This application note details the package attachment methods to achieve the correct solderability and thermal results.

## Applications Information (Continued)

MODE SELECTED DE RE DRIVER MODE Н Н RECEIVER MODE L L TRI-STATE™ MODE L Н LOOP BACK MODE Н L

**TABLE 1. Functional Table** 

#### **TABLE 2. Transmitter Mode**

	INPUTS		PUTS
DE	D <sub>IN</sub>	DO+	DO-
Н	L	L	Н
Н	Н	Н	L
Н	0.8V< D <sub>IN</sub> <2.0V	Х	Х
L	Х	Z	Z

#### **TABLE 3. Receiver Mode**


	INPUTS	OUTPUT
RE	(RI+) – (RI–)	
L	L (< -70 mV)	L
L	H (> 0 mV)	Н
L	$-70 \text{ mV} < \text{V}_{\text{ID}} < 0 \text{ mV}$	Х
Н	Х	Z

X = High or Low logic state

L = Low state

Z = High impedance state H = High state

## **Test Circuits and Timing** Waveforms





## Test Circuits and Timing Waveforms (Continued)




FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit





FIGURE 3. Differential Driver Propagation Delay and Transition Time Waveforms





## Test Circuits and Timing Waveforms (Continued)






FIGURE 5. Driver TRI-STATE Delay Waveforms








FIGURE 7. Receiver Propagation Delay and Transition Time Waveforms







FIGURE 8. Receiver TRI-STATE Delay Test Circuit





Pin Name	Pin #	Input/Output	Descriptions
DO+/RI+	14, 16, 19, 21	I/O	True Bus LVDS Driver Outputs and Receiver Inputs.
DO-/RI-	13, 15, 18, 20	I/O	Complimentary Bus LVDS Driver Outputs and Receiver Inputs.
D <sub>IN</sub>	35, 37, 40, 42	I	LVTTL Driver Input. No pull up or pull down is attached to this pin
RO	36, 38, 41, 43	0	LVTTL Receiver Output.
RE12	29	I	Receiver Enable LVTTL Input (Active Low). This pin, when low, configures receiver outputs, RO1 and RO2 active. When this pin is high, RO1 and RO2 are TRI-STATE. If this pin is floating, a weak current source to $V_{\rm CC}$ causes RO1 and RO2 to be TRI-STATE
RE34	5	I	Receiver Enable LVTTL Input (Active Low). This pin, when low, configures receiver outputs, RO3 and RO4 active. When this pin is high, RO3 and RO4 are TRI-STATE. If this pin is floating, a weak current source to $V_{CC}$ causes RO3 and RO4 to be TRI-STATE
DE12	26	1	Driver Enable LVTTL Input (Active High). This pin, when high, configures driver outputs, DO1+/RIN1+, DO1-/RIN1- and DO2+/RIN2+, DO2-/RIN2- active. When this pin is low, driver output 1 and 2 are TRI-STATE. If this pin is floating, a weak current source to $V_{CC}$ causes driver outputs 1 and 2 to be active
DE34	8	1	Driver Enable LVTTL Input (Active High). This pin, when high, configures driver outputs, DO3+/RIN3+, DO3-/RIN3- and DO4+/RIN4+, DO4-/RIN4- active. When this pin is low, driver output 3 and 4 are TRI-STATE. If this pin is floating, a weak current source to $V_{CC}$ causes driver outputs 3 and 4 to be active
GND	4, 28, 31, 39	Ground	Ground for digital circuitry (must connect to GND on PC board). The pins connected internally.
V <sub>CC</sub>	3, 6, 30	Power	$V_{\rm CC}$ for digital circuitry (must connect to $V_{\rm CC}$ on PC board). These pins connected internally.
AGND	9, 17, 25	Ground	Ground for analog circuitry (must connect to GND on PC board). These pins connected internally.
$AV_{CC}$	7, 10, 22, 27	Power	Analog $V_{\rm CC}$ (must connect to $V_{\rm CC}$ on PC board). These pins connected internally.
NC	1, 2, 11, 12, 23, 24, 32, 33, 34, 44	N/A	Reserved for future use, leave open circuit.
DAP		GND	Must connect to GND plane through vias to achieve the theta ja specified under Absolute Maximum Ratings. The DAP (die attach pa is the heat transfer material that is centered on the bottom of the LLI package. Refer to application note AN-1187 for attachment details.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.