

DS90LV110T

1 to 10 LVDS Data/Clock Distributor

General Description

DS90LV110 is a 1 to 10 data/clock distributor utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. The design allows connection of 1 input to all 10 outputs. LVDS I/O enable high speed data transmission for point-to-point interconnects. This device can be used as a high speed differential 1 to 10 signal distribution / fanout replacing multi-drop bus applications for higher speed links with improved signal quality. It can also be used for clock distribution up to 400MHz.

The DS90LV110 accepts LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.


The LVDS outputs can be put into TRI-STATE by use of the enable pin.

For more details, please refer to the Application Information section of this datasheet.

Features


- Low jitter 800 Mbps fully differential data path
- 145 ps (typ) of pk-pk jitter with PRBS = 2²³-1 data pattern at 800 Mbps
- Single +3.3 V Supply
- Less than 413 mW (typ) total power dissipation
- Balanced output impedance
- Output channel-to-channel skew is 35ps (typ)
- Differential output voltage (V_{OD}) is 320mV (typ) with 100Ω termination load.
- LVDS receiver inputs accept LVPECL signals
- Fast propagation delay of 2.8 ns (typ)
- Receiver input threshold < ±100 mV
- 28 lead TSSOP package
- Conforms to ANSI/TIA/EIA-644 LVDS standard

Connection Diagram



Order Number DS90LV110TMTC See NS Package Number MTC28

Block Diagram



10133701

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{DD} - V_{SS}) -0.3V to +4V

LVCMOS/LVTTL Input Voltage (EN) $-0.3 \mbox{V to } (\mbox{V}_{\rm CC} + 0.3 \mbox{V})$

LVDS Receiver Input Voltage

(IN+, IN-) -0.3V to +4V

LVDS Driver Output Voltage

(OUT+, OUT-) -0.3V to +4V

Junction Temperature +150°C Storage Temperature Range -65°C to +150°C

Lead Temperature

(Soldering, 4 sec.) +260°C

Maximum Package Power Dissipation at 25°C

28L TSSOP 1.209 W

Package Derating

28L TSSOP 9.67 mW/°C above +25°C

 θ_{JA}

28L TSSOP 103.4 °C/Watt

ESD Rating:

(HBM, 1.5kΩ, 100pF) > 4 kV(EIAJ, 0Ω, 200pF) > 250 V

Recommended Operating Conditions

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

| Symbol | Parameter | Conditions | Min | Тур | Max | Units | | |
|---|---|---|-----------------|------|-----------------|-------|--|--|
| LVCMOS/LVTTL DC SPECIFICATIONS (EN) | | | | | | | | |
| V _{IH} | High Level Input Voltage | | | | V _{DD} | V | | |
| V _{IL} | Low Level Input Voltage | | V _{SS} | | 0.8 | V | | |
| I _{IH} | High Level Input Current | $V_{IN} = 3.6V \text{ or } 2.0V; V_{DD} = 3.6V$ | | ±7 | ±20 | μA | | |
| I _{IL} | Low Level Input Current | $V_{IN} = 0V \text{ or } 0.8V; V_{DD} = 3.6V$ | | ±7 | ±20 | μA | | |
| V_{CL} | Input Clamp Voltage | $I_{CL} = -18 \text{ mA}$ | | -0.8 | -1.5 | V | | |
| LVDS OUTPUT DC SPECIFICATIONS (OUT1, OUT2, OUT3, OUT4, OUT5, OUT6, OUT7, OUT8, OUT9, OUT10) | | | | | | | | |
| V _{OD} | Differential Output Voltage | $R_L = 100\Omega$ | 250 | 320 | 450 | mV | | |
| | | $R_L = 100\Omega, V_{DD} = 3.3V, T_A = 25^{\circ}C$ | 260 | 320 | 425 | mV | | |
| ΔV_{OD} | Change in V _{OD} between Complimentary Output States | | | | 35 | mV | | |
| Vos | Offset Voltage (Note 3) | | 1.125 | 1.25 | 1.375 | V | | |
| ΔV_{OS} | Change in V _{OS} between Complimentary Output States | | | | 35 | mV | | |
| I _{OZ} | Output TRI-STATE Current | EN = 0V, | | ±1 | ±10 | μA | | |
| | | $V_{OUT} = V_{DD}$ or GND | | | | | | |
| I _{OFF} | Power-Off Leakage Current | $V_{DD} = 0V$; $V_{OUT} = 3.6V$ or GND | | ±1 | ±10 | μA | | |
| I _{SA} ,I _{SB} | Output Short Circuit Current | V_{OUT+} OR $V_{OUT-} = 0V$ or V_{DD} | | 12 | 24 | mA | | |
| I _{SAB} | Both Outputs Shorted (Note 4) | $V_{OUT+} = V_{OUT-}$ | | 6 | 12 | mA | | |
| LVDS REC | CEIVER DC SPECIFICATIONS (IN) | | • | | | | | |
| V _{TH} | Differential Input High Threshold | $V_{CM} = +0.05V \text{ or } +1.2V \text{ or } +3.25V,$ | | 0 | +100 | mV | | |
| V _{TL} | Differential Input Low Threshold | $V_{DD} = 3.3V$ | -100 | 0 | | mV | | |
| V _{CMR} | Common Mode Voltage Range | $V_{ID} = 100 \text{mV}, V_{DD} = 3.3 \text{V}$ | 0.05 | | 3.25 | V | | |
| I _{IN} | Input Current | $V_{IN} = +3.0V, V_{DD} = 3.6V \text{ or } 0V$ | | ±1 | ±10 | μA | | |
| | | $V_{IN} = 0V, V_{DD} = 3.6V \text{ or } 0V$ | | ±1 | ±10 | μA | | |
| | | | | | | | | |

Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified

| Symbol | Parameter | Conditions | Min | Тур | Max | Units | |
|------------------|--------------------------|---|-----|-----|-----|-------|--|
| SUPPLY CURRENT | | | | | | | |
| I _{CCD} | Total Supply Current | $R_L = 100\Omega$, $C_L = 5 pF$, 400 MHz, | | 125 | 195 | mA | |
| | | EN = High | | | | | |
| | | No Load, 400 MHz, EN = High | | 80 | 125 | mA | |
| I _{CCZ} | TRI-STATE Supply Current | EN = Low | | 15 | 29 | mA | |

Note 1: "Absolute Maximum Ratings" are these beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All typical are given for V_{CC} = +3.3V and T_A = +25°C, unless otherwise stated.

Note 3: V_{OS} is defined as $(V_{OH} + V_{OL}) / 2$.

Note 4: Only one output can be shorted at a time. Don't exceed the package absolute maximum rating.

AC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|-------------------|--|--|-----|------|------|-------|
| T _{LHT} | Output Low-to-High Transition Time, 20% to 80%, Figure 4 | | | 390 | 550 | ps |
| | (Note 5) | | | | | |
| T _{HLT} | Output High-to-Low Transition Time, 80% to 20%, Figure 4 | | | 390 | 550 | ps |
| | (Note 5) | | | | | |
| T _{DJ} | LVDS Data Jitter, Deterministic | $V_{ID} = 300 \text{mV}$; PRBS=2 ²³ -1 data; | | 145 | | ps |
| | (Peak-to-Peak)(Note 6) | V _{CM} = 1.2V at 800 Mbps (NRZ) | | | | |
| T _{RJ} | LVDS Clock Jitter, Random (Note 6) | $V_{ID} = 300 \text{mV}; V_{CM} = 1.2 \text{V}$ | | 2.8 | | ps |
| | | at 400 MHz clock | | | | |
| T _{PLHD} | Propagation Low to High Delay, Figure 5 | | 2.2 | 2.8 | 3.6 | ns |
| T _{PHLD} | Propagation High to Low Delay, Figure 5 | | 2.2 | 2.8 | 3.6 | ns |
| T _{SKEW} | Pulse Skew T _{PLHD} - T _{PHLD} (Note 5) | | | 20 | 340 | ps |
| T _{CCS} | Output Channel-to-Channel Skew, Figure 6 (Note 5) | | | 35 | 91 | ps |
| T _{PHZ} | Disable Time (Active to TRI-STATE) High to Z, Figure 1 | | | 3.0 | 6.0 | ns |
| T _{PLZ} | Disable Time (Active to TRI-STATE) Low to Z, Figure 1 | | | 1.8 | 6.0 | ns |
| T _{PZH} | Enable Time (TRI-STATE to Active) Z to High, Figure 1 | | | 10.0 | 23.0 | ns |
| T _{PZL} | Enable Time (TRI-STATE to Active) Z to Low, Figure 1 | | | 7.0 | 23.0 | ns |

Note 5: The parameters are guaranteed by design. The limits are based on statistical analysis of the device performance over PVT (process, voltage and temperature) range.

Note 6: The measurement used the following equipment and test setup: HP8133A pattern/pulse generator), 5 feet of RG-142 cable with DUT test board and HP83480A (digital scope mainframe) with HP83484A (50GHz scope module). The HP8133A with the RG-142 cable exhibit a T_{DJ} = 26ps and T_{RJ} = 1.3 ps

AC Timing Diagrams




FIGURE 1. Output active to TRI-STATE and TRI-STATE to active output time




FIGURE 2. LVDS Driver TRI-STATE Circuit




FIGURE 3. LVDS Output Load




FIGURE 4. LVDS Output Transition Time

AC Timing Diagrams (Continued)




FIGURE 5. Propagation Delay Low-to-High and High-to-Low




FIGURE 6. Output 1 to 10 Channel-to-Channel Skew

DS90LV110 Pin Descriptions

| Pin Name | # of Pin | Input/Output | Description |
|-----------------|----------|--------------|---|
| IN+ | 1 | I | Non-inverting LVDS input |
| IN - | 1 | I | Inverting LVDS input |
| OUT+ | 10 | 0 | Non-inverting LVDS Output |
| OUT - | 10 | 0 | Inverting LVDS Output |
| EN | 1 | I | This pin has an internal pull-down when left open. A logic low on the Enable puts all the LVDS outputs into TRI-STATE and reduces the supply current. |
| V _{SS} | 3 | Р | Ground (all ground pins must be tied to the same supply) |
| V _{DD} | 2 | Р | Power Supply (all power pins must be tied to the same supply) |

Application Information

Input fail-safe:

The receiver inputs of the DS90LV110 do not have internal fail-safe biasing. For point-to-point and multi-drop applications with a single source, fail-safe biasing may not be required. When the driver is off, the link is in-active. If fail-safe biasing is required, this can be accomplished with external high value resistors. The IN+ should be pull to Vcc with $10k\Omega$ and the IN– should be pull to Gnd with $10k\Omega$. This provides a slight positive differential bias, and sets a known HIGH state on the link with a minimum amount of distortion. See AN-1194 for additional informations.

LVDS Inputs termination:

The LVDS Receiver input must have a 100Ω termination resistor placed as close as possible across the input pins.

Unused Control Inputs:

The EN control input pin has internal pull down device. If left open, the 10 outputs will default to TRI-STATE.

Expanding the Number of Output Ports:

To expand the number of output ports, more than one DS90LV110 can be used. Total propagation delay through the devices should be considered to determine the maximum expansion. Adding more devices will increase the output jitter due to each pass.

PCB Layout and Power System Bypass:

Circuit board layout and stack-up for the DS90LV110 should be designed to provide noise-free power to the device. Good layout practice also will separate high frequency or high level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic capacitance of the PCB power system which improves power


supply filtering, especially at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range $0.01~\mu F$ to $0.1~\mu F$. Tantalum capacitors may be in the range $2.2~\mu F$ to $10~\mu F$. Voltage rating for tantalum capacitors should be at least 5X the power supply voltage being used. It is recommended practice to use two vias at each power pin of the DS90LV110 as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance by up to half, thereby reducing interconnect inductance and extending the effective frequency range of the bypass components.

The outer layers of the PCB may be flooded with additional ground plane. These planes will improve shielding and isolation as well as increase the intrinsic capacitance of the power supply plane system. Naturally, to be effective, these planes must be tied to the ground supply plane at frequent intervals with vias. Frequent via placement also improves signal integrity on signal transmission lines by providing short paths for image currents which reduces signal distortion. The planes should be pulled back from all transmission lines and component mounting pads a distance equal to the width of the widest transmission line or the thickness of the dielectric separating the transmission line from the internal power or ground plane(s) whichever is greater. Doing so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at component mounting pads.

There are more common practices which should be followed when designing PCBs for LVDS signaling. Please see Application Note: AN-1108 for additional information.


Application Information (Continued)

Multi-drop applications



10133702


Point-to-point distribution applications



For applications operating at data rate greater than 400Mbps, a point-to-point distribution application should be used. This improves signal quality compared to multi-drop applications due to no stub PCB trace loading. The only load is a receiver at the far end of the transmission line. Point-to-point distribution applications will have a wider LVDS bus lines, but data rate can increase well above 400Mbps due to the improved signal quality.


Typical Performance Characteristics

Output Voltage (V_{OD}) vs. Resistive Load (R_L)




10133711

Peak-to-Peak Output Jitter at $V_{CM} = +1.2V \text{ vs. VID}$




Peak-to-Peak Output Jitter at $V_{CM} = +0.4V$ vs. VID




10133712

Peak-to-Peak Output Jitter at V_{CM} = +2.9V vs. VID




10133714



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Tel: 81-3-5639-7560 Fax: 81-3-5639-7507