

### **General Description**

The MAX7311 2-wire-interfaced expander provides 16bit parallel input/output (I/O) port expansion for SMBus<sup>™</sup>-compatible and I<sup>2</sup>C-compatible applications. The MAX7311 consists of input port registers, output port registers, polarity inversion registers, configuration registers, a bus timeout register, and an SMBus/I<sup>2</sup>Ccompatible serial interface. The system master can invert the MAX7311 input data by writing to the activehigh polarity inversion register. The system master can enable or disable bus timeout by writing to the bus timeout register.

Any of the 16 I/O ports can be configured as an input or output. A power-on reset (POR) initializes the 16 I/Os as inputs. Three address select pins configure one of 64 slave ID addresses.

The MAX7311 is available in 24-pin SO, SSOP, TSSOP, and thin QFN packages and is specified over the -40°C to +125°C automotive temperature range.

### **Applications**

Servers

**RAID Systems** 

Industrial Control

Medical Equipment

**PLCs** 

Instrumentation and Test Measurement

### **Features**


- ♦ 400kbps I<sup>2</sup>C-Compatible Serial Interface
- ♦ 2V to 5.5V Operation
- ♦ 5V Overvoltage Tolerant I/Os
- ♦ 16 I/O Pins that Default to Inputs on Power-Up
- ♦ Open-Drain Interrupt Output (INT)
- ♦ Bus Timeout for Lock-Up-Free Operation
- ♦ 64 Slave ID Addresses Available
- ♦ Low Standby Current (2.9µA typ)
- ♦ Polarity Inversion
- ♦ 4mm × 4mm, 0.8mm Thin QFN Package
- ♦ -40°C to +125°C Operation

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX7311AWG	-40°C to +125°C	24 Wide SO
MAX7311AAG	-40°C to +125°C	24 SSOP
MAX7311ATG	-40°C to +125°C	24 Thin QFN (4mm × 4mm)
MAX7311AUG	-40°C to +125°C	24 TSSOP

SMBus is a trademark of Intel Corp.

# Pin Configurations



MIXIM

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

V+ to GND	0.3V to +6V
I/O0-I/O15 as Inputs	(GND - 0.3V) to +6V
SCL, SDA, AD0, AD1, AD2, INT	(GND - 0.3V) to +6V
Maximum V+ Current	+250mA
Maximum GND Current	250mA
DC Input Current on I/O0-I/O15	±20mA
DC Output Current on I/O0-I/O15	±80mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
24-Pin Wide SO (derate 11.8mW/°C above -	+70°C)941mW
24-Pin SSOP (derate 8.0mW/°C above +70°	°C)640mW
24-Pin TSSOP (derate 12.2mW/°C above +7	70°C)975mW
24-Pin Thin QFN (derate 20.8mW/°C above	+70°C) .1668mW
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(V^+ = 2V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V^+ = 3.3V, T_A = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V <sup>+</sup>			2		5.5	٧
			$V^{+} = 2V$		23	35	
Supply Current	I <sup>+</sup>	All I/Os unloaded, fsci = 400kHz	$V^{+} = 3.3V$		43	60	μΑ
		150L = 400K112	$V^{+} = 5.5V$		80	120	
			V <sup>+</sup> = 2V		2.3	11	
Standby Current	I <sub>STBY</sub>	All I/Os unloaded,	$V^{+} = 3.3V$		2.9	12	μΑ
		f <sub>SCL</sub> = 0	$V^{+} = 5.5V$		3.8	15.5	
Power-On Reset Voltage	V <sub>POR</sub>				1.4	1.7	V
SCL, SDA							
Input Voltage Low	V <sub>IL</sub>					$0.3 \times V^{+}$	V
Input Voltage High	VIH			$0.7 \times V^{+}$			V
Low-Level Output Voltage	Vol	I <sub>SINK</sub> = 6mA				0.4	V
Leakage Current	ΙL			-1		+1	μΑ
Input Capacitance					10		рF
I/O_							
Input Voltage Low	VIL					0.8	V
Input Voltage High	VIH			1.8			V
Input Leakage Current		$T_A = -40$ °C to +85°C; in pullup current, $V_{IO} = V$				1	μΑ
Internal Pullup Current		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V$	′ <sub>IO</sub> = 0		34	100	μΑ
		$V^{+} = 2V, V_{OL} = 0.5V$		8.5	17		
Low-Level Output Current	ISINK	$V^+ = 3.3V, V_{OL} = 0.5V$		17	32		mA
		$V^{+} = 5V, V_{OL} = 0.5V$			43		
		$V^+ = 3.3V, V_{OH} = 2.4V$		29	41		
High Output Current	ISOURCE	$V^+ = 5V, V_{OH} = 4.5V$			31		mA
AD0, AD1, AD2	•	•		•		<u>.</u>	
Input Voltage Low	V <sub>IL</sub>					$0.3 \times V^{+}$	V
Input Voltage High	VIH			0.7 × V <sup>+</sup>			٧

### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V^+ = 2V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V^+ = 3.3V, T_A = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Leakage Current			-1		+1	μΑ
Input Capacitance				4		рF
INT						
Low-Level Output Current	loL	V <sub>OL</sub> = 0.4V	6			mA

#### **AC ELECTRICAL CHARACTERISTICS**

 $(V^+ = 2V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Note 1)


PARAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	fscl	(Note 2)			400	kHz	
Bus Timeout	ttimeout		29		61	ms	
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>	Figure 2	1.3			μs	
Hold Time (Repeated) START Condition	tHD,STA	Figure 2		0.6			μs
Repeated START Condition Setup Time	tsu,sta	Figure 2		0.6			μs
STOP Condition Setup Time	tsu,sto	Figure 2		0.6			μs
Data Hold Time	thd,dat	Figure 2 (Note 3)			0.9	μs	
Data Setup Time	tsu,dat	Figure 2	100			ns	
SCL Low Period	tLOW	Figure 2		1.3			μs
SCL High Period	tHIGH	Figure 2		0.7			μs
SDA Fall Time	tF	Figure 2 (Notes 4, 5)	V+ < 3.3V V+ ≥ 3.3V			500 250	ns
Pulse Width of Spike Suppressed	tsp	(Note 6)			50		ns
PORT TIMING							•
Output Data Valid	tpv	Figure 7				3	μs
Input Data Setup Time			27			μs	
Input Data Hold Time			0			μs	
INTERRUPT TIMING							
Interrupt Valid	tıv	Figure 9	·			30.5	μs
Interrupt Reset	t <sub>IR</sub>	Figure 9				2	μs

- Note 1: All parameters are 100% production tested at T<sub>A</sub> = +25°C. Specifications over temperature are guaranteed by design.
- Note 2: Minimum SCL clock frequency is limited by the MAX7311 bus timeout feature, which resets the serial bus interface if either SDA or SCL is held low for a minimum of 25ms. Disable bus timeout feature for DC operation.
- **Note 3:** A master device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region SCL's falling edge.
- Note 4: C<sub>B</sub> = total capacitance of one bus line in pF.
- Note 5: The maximum t<sub>F</sub> for the SDA and SCL bus lines is specified at 300ns. The maximum fall time for the SDA output stage t<sub>F</sub> is specified at 250ns. This allows series protection resistors to be connected between the SDA and SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>F</sub>.
- Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.




## **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



# Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 





# **Pin Description**

PI	IN							
TSSOP/ SSOP/SO	THIN QFN	NAME	FUNCTION					
1	22	ĪNT	Interrupt Output (Open Drain)					
2	23	AD1	Address Input 1					
3	24	AD2	Address Input 2					
4–11	1–8	1/00-1/07	Input/Output Port 1					
12	9	GND	Supply Ground					
13–20	10–17	I/O8–I/O15	Input/Output Port 2					
21	18	AD0	Address Input 0					
22	19	SCL	Serial Clock Line					
23	20	SDA	Serial Data Line					
24	21	V <sup>+</sup>	Supply Voltage. Bypass with a 0.047µF capacitor to GND.					




Figure 1. MAX7311 Block Diagram




Figure 2. 2-Wire Serial Interface Timing Diagram

### Detailed Description

The MAX7311 general-purpose input/output (GPIO) peripheral provides up to 16 I/O ports, controlled through an I<sup>2</sup>C-compatible serial interface. The MAX7311 consists of input port registers, output port registers, polarity inversion registers, configuration registers, and a bus-timeout register. Upon power-on, all I/O lines are set as inputs. Three slave ID address select pins, ADO, AD1, and AD2, choose one of 64 slave ID addresses, including the eight addresses supported by the Phillips PCA9555. Table 1 is the register address table. Tables 2–6 show detailed register information.

### Serial Interface

#### **Serial Addressing**

The MAX7311 operates as a slave that sends and receives data through a 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master, typically a microcontroller, initiates all data transfers to and from the MAX7311, and generates the SCL clock that synchronizes the data transfer (Figure 2).




Figure 3. START and STOP Conditions




Figure 4. Bit Transfer




Figure 5. Acknowledge

Each transmission consists of a START condition sent by a master, followed by the MAX7311 7-bit slave address plus R/W bit, a register address byte, 1 or more data bytes, and finally a STOP condition (Figure 3).

#### **START and STOP Conditions**

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 3).

#### **Bit Transfer**

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 4).

### Acknowledge

The acknowledge bit is a clocked 9th bit, which the recipient uses as a handshake receipt of each byte of data (Figure 5). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, such that the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7311, the

MAX7311 generates the acknowledge bit since the MAX7311 is the recipient. When the MAX7311 is transmitting to the master, the master generates the acknowledge bit.

#### **Slave Address**

The MAX7311 has a 7-bit-long slave address (Figure 6). The 8th bit following the 7-bit slave address is the R/W bit. Set this bit low for a write command and high for a read command.




Figure 6. Slave Address

Slave address pins AD2, AD1, and AD0 choose 1 of 64 slave ID addresses (Table 7).

#### **Data Bus Transaction**

The command byte is the first byte to follow the 8-bit device slave address during a write transmission (Table 1, Figure 7). The command byte is used to determine which of the following registers are written or read.

#### Writing to Port Registers

Transmit data to the MAX7311 by sending the device slave address and setting the LSB to a logic zero. The command byte is sent after the address and determines which registers receive the data following the command byte (Figure 7).

**Table 1. Command Byte Register** 

COMMAND BYTE ADDRESS (HEX)	FUNCTION	PROTOCOL	POWER-UP DEFAULT
0x00	Input port 1	Read byte	XXXX XXXX
0x01	Input port 2	Read byte	XXXX XXXX
0x02	Output port 1	Read/write byte	1111 1111
0x03	Output port 2 Read/write byte		1111 1111
0x04	Port 1 polarity inversion	Read/write byte	0000 0000
0x05	Port 2 polarity inversion	Read/write byte	0000 0000
0x06	Port 1 configuration Read/write byte		1111 1111
0x07	Port 2 configuration	Read/write byte	1111 1111
0x08	Timeout register	Read/write byte	0000 0001
0xFF	Factory reserved. (Do not write to this register.)	_	_




Figure 7. Writes to Output Registers Through Write Byte Protocol

Eight of the MAX7311's nine registers are configured to operate as four register pairs: input ports, output ports, polarity inversion ports, and configuration ports. After sending 1 byte of data to one register, the next byte is sent to the other register in the pair. For example, if the first byte of data is sent to output port 2, then the next byte of data is stored in output port 1. An unlimited number of data bytes can be sent in one write transmission. This allows each 8-bit register to be updated independently of the other registers.

#### Reading Port Registers

To read the device data, the bus master must first send the MAX7311 address with the  $R/\overline{W}$  bit set to zero, followed by the command byte, which determines which register is accessed. After a restart, the bus master must then send the MAX7311 address with the  $R/\overline{W}$  bit set to 1. Data from the register defined by the command byte is then sent from the MAX7311 to the master (Figures 8, 9).




Figure 8. Read from Register




Figure 9. Read from Input Registers



Data is clocked into a register on the falling edge of the acknowledge clock pulse. After reading the first byte, additional bytes may be read and reflect the content in the other register in the pair. For example, if input port 1 is read, the next byte read is input port 2. An unlimited number of data bytes can be read in one read transmission, but the final byte received must not be acknowledged by the bus master.

### Interrupt (INT)

The open-drain interrupt output,  $\overline{\text{INT}}$ , activates when one of the port pins changes states and only when the pin is configured as an input. The interrupt deactivates when the input returns to its previous state or the input register is read (Figure 9). A pin configured as an output does not cause an interrupt. Each 8-bit port register is read independently; therefore, an interrupt caused by port 1 is not cleared by a read of port 2's register.

Changing an I/O from an output to an input may cause a false interrupt to occur if the state of that I/O does not match the content of the input port register.

### **Input/Output Port**

When an I/O is configured as an input, FETs Q1 and Q2 are off (Figure 10), creating a high-impedance input with a nominal  $100k\Omega$  pullup to V+. All inputs are overvoltage protected to 5.5V, independent of supply voltage. When a port is configured as an output, either Q1 or Q2 is on, depending on the state of the output port register. When V+ powers up, an internal power-on reset sets all registers to their respective defaults (Table 1).

#### Input Port Registers

The input port registers (Table 2) are read-only ports. They reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the respective configuration register. A read of the input port 1 register latches the current value of I/O0–I/O7. A read of the input port 2 register latches the current value of I/O8–I/O15. Writes to the input port registers are ignored.




Figure 10. Simplified Schematic of I/Os

Table 2. Registers 0x00, 0x01—Input Port Registers

DIT	17	16	15	14	13	12	I1	10
ы	I15	l14	I13	l12	l11	I10	19	18

### Table 3. Registers 0x02, 0x03—Output Port Registers

DIT	07	O6	O5	04	О3	02	01	00
BIT	O15	014	013	012	011	O10	<b>O</b> 9	08
Power-up default	1	1	1	1	1	1	1	1

### Table 4. Registers 0x04, 0x05—Polarity Inversion Registers

DIT	1/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
BIT I/O1	I/O15	I/O14	I/O13	I/O12	I/O11	I/O10	I/O9	I/O8
Power-up default	0	0	0	0	0	0	0	0

### Table 5. Registers 0x06, 0x07—Configuration Registers

DIT	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
BIT	I/O15	I/O14	I/O13	I/O12	I/O11	I/O10	I/O9	I/O8
Power-up default	1	1	1	1	1	1	1	1

### Table 6. Register 0x08—Timeout Register

BIT	7	6	5	4	3	2	1	0
Power-up default	0	0	0	0	0	0	0	1

#### **Output Port Registers**

The output port registers (Table 3) set the outgoing logic levels of the I/Os defined as outputs by the respective configuration register. Reads from the output port registers reflect the value that is in the flip-flop controlling the output selection, not the actual I/O value.

#### **Polarity Inversion Registers**

The polarity inversion registers (Table 4) enable polarity inversion of pins defined as inputs by the respective port configuration registers. Set the bit in the polarity inversion register to invert the corresponding port pin's polarity. Clear the bit in the polarity inversion register to retain the corresponding port pin's original polarity.

#### **Configuration Registers**

The configuration registers (Table 5) configure the directions of the I/O pins. Set the bit in the respective configuration register to enable the corresponding port as an input. Clear the bit in the configuration register to enable the corresponding port as an output.

#### **Bus Timeout**

Set register 0x08 LSB (bit 0) to enable the bus timeout function (Table 6) or clear it to disable the bus timeout function. Enabling the timeout feature resets the MAX7311 serial bus interface when SCL stops either high or low during a read or write. If either SCL or SDA is low for more than 29ms after the start of a valid serial transfer, the interface resets itself and sets up SDA as an input. The MAX7311 then waits for another START condition.

#### Standby

The MAX7311 goes into standby when the I<sup>2</sup>C bus is idle. Standby supply current is typically 2.9µA.

### Applications Information

#### **Power-Supply Consideration**

The MAX7311 operates from a supply voltage of 2V to 5.5V. Bypass the power supply to GND with a 0.047µF capacitor as close to the device as possible.

Table 7. MAX7311 Address Map

AD2	AD1	AD0	<b>A</b> 6	A5	A4	А3	A2	A1	A0	ADDRESS (HEX)
GND	SCL	GND	0	0	1	0	0	0	0	0x20
GND	SCL	V <sup>+</sup>	0	0	1	0	0	0	1	0x22
GND	SDA	GND	0	0	1	0	0	1	0	0x24
GND	SDA	V <sup>+</sup>	0	0	1	0	0	1	1	0x26
$V^{+}$	SCL	GND	0	0	1	0	1	0	0	0x28
V <sup>+</sup>	SCL	V <sup>+</sup>	0	0	1	0	1	0	1	0x2A
$V^+$	SDA	GND	0	0	1	0	1	1	0	0x2C
V <sup>+</sup>	SDA	V <sup>+</sup>	0	0	1	0	1	1	1	0x2E
GND	SCL	SCL	0	0	1	1	0	0	0	0x30
GND	SCL	SDA	0	0	1	1	0	0	1	0x32
GND	SDA	SCL	0	0	1	1	0	1	0	0x34
GND	SDA	SDA	0	0	1	1	0	1	1	0x36
V <sup>+</sup>	SCL	SCL	0	0	1	1	1	0	0	0x38
V <sup>+</sup>	SCL	SDA	0	0	1	1	1	0	1	0x3A
V <sup>+</sup>	SDA	SCL	0	0	1	1	1	1	0	0x3C
$V^{+}$	SDA	SDA	0	0	1	1	1	1	1	0x3E
GND	GND	GND	0	1	0	0	0	0	0	0x40
GND	GND	V <sup>+</sup>	0	1	0	0	0	0	1	0x42
GND	V <sup>+</sup>	GND	0	1	0	0	0	1	0	0x44
GND	V <sup>+</sup>	V <sup>+</sup>	0	1	0	0	0	1	1	0x46
$V^{+}$	GND	GND	0	1	0	0	1	0	0	0x48
$V^{+}$	GND	V <sup>+</sup>	0	1	0	0	1	0	1	0x4A
$V^{+}$	V <sup>+</sup>	GND	0	1	0	0	1	1	0	0x4C
$V^{+}$	V <sup>+</sup>	V <sup>+</sup>	0	1	0	0	1	1	1	0x4E
GND	GND	SCL	0	1	0	1	0	0	0	0x50
GND	GND	SDA	0	1	0	1	0	0	1	0x52
GND	V <sup>+</sup>	SCL	0	1	0	1	0	1	0	0x54
GND	V <sup>+</sup>	SDA	0	1	0	1	0	1	1	0x56
V <sup>+</sup>	GND	SCL	0	1	0	1	1	0	0	0x58
V <sup>+</sup>	GND	SDA	0	1	0	1	1	0	1	0x5A
V <sup>+</sup>	V <sup>+</sup>	SCL	0	1	0	1	1	1	0	0x5C
$V^{+}$	V <sup>+</sup>	SDA	0	1	0	1	1	1	1	0x5E

**Table 7. MAX7311 Address Map (continued)** 

AD2	AD1	AD0	A6	A5	A4	А3	A2	A1	A0	ADDRESS (HEX)
SCL	SCL	GND	1	0	1	0	0	0	0	0xA0
SCL	SCL	V <sup>+</sup>	1	0	1	0	0	0	1	0xA2
SCL	SDA	GND	1	0	1	0	0	1	0	0xA4
SCL	SDA	V <sup>+</sup>	1	0	1	0	0	1	1	0xA6
SDA	SCL	GND	1	0	1	0	1	0	0	0xA8
SDA	SCL	V <sup>+</sup>	1	0	1	0	1	0	1	0xAA
SDA	SDA	GND	1	0	1	0	1	1	0	0xAC
SDA	SDA	V <sup>+</sup>	1	0	1	0	1	1	1	0xAE
SCL	SCL	SCL	1	0	1	1	0	0	0	0xB0
SCL	SCL	SDA	1	0	1	1	0	0	1	0xB2
SCL	SDA	SCL	1	0	1	1	0	1	0	0xB4
SCL	SDA	SDA	1	0	1	1	0	1	1	0xB6
SDA	SCL	SCL	1	0	1	1	1	0	0	0xB8
SDA	SCL	SDA	1	0	1	1	1	0	1	0xBA
SDA	SDA	SCL	1	0	1	1	1	1	0	0xBC
SDA	SDA	SDA	1	0	1	1	1	1	1	0xBE
SCL	GND	GND	1	1	0	0	0	0	0	0xC0
SCL	GND	V <sup>+</sup>	1	1	0	0	0	0	1	0xC2
SCL	V <sup>+</sup>	GND	1	1	0	0	0	1	0	0xC4
SCL	V <sup>+</sup>	V <sup>+</sup>	1	1	0	0	0	1	1	0xC6
SDA	GND	GND	1	1	0	0	1	0	0	0xC8
SDA	GND	V <sup>+</sup>	1	1	0	0	1	0	1	0xCA
SDA	V <sup>+</sup>	GND	1	1	0	0	1	1	0	0xCC
SDA	V <sup>+</sup>	V <sup>+</sup>	1	1	0	0	1	1	1	0xCE
SCL	GND	SCL	1	1	0	1	0	0	0	0xD0
SCL	GND	SDA	1	1	0	1	0	0	1	0xD2
SCL	V <sup>+</sup>	SCL	1	1	0	1	0	1	0	0xD4
SCL	V <sup>+</sup>	SDA	1	1	0	1	0	1	1	0xD6
SDA	GND	SCL	1	1	0	1	1	0	0	0xD8
SDA	GND	SDA	1	1	0	1	1	0	1	0xDA
SDA	V <sup>+</sup>	SCL	1	1	0	1	1	1	0	0xDC
SDA	V <sup>+</sup>	SDA	1	1	0	1	1	1	1	0xDE


**Chip Information** 

TRANSISTOR COUNT: 12,994

PROCESS: BiCMOS

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)




SSOP.EPS

# 2-Wire-Interfaced 16-Bit I/O Port Expander with Interrupt


## Package Information (continued)


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



	INCH	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.068	0.078	1.73	1.99
A1	0.002	0.008	0.05	0.21
В	0.010	0.015	0.25	0.38
С	0.004	0.008	0.09	0.20
D	S	EE VARI	ATIONS	
Е	0.205	0.212	5.20	5.38
е	0.0256	BSC	0.65	BSC
Н	0.301	0.311	7.65	7.90
L	0.025	0.037	0.63	0.95
α	0∞	8∞	0∞	8∞

	INC	HES	MILLIM	ETERS	
	MIN	MAX	MIN	MAX	N
D	0.239	0.249	6.07	6.33	14L
D	0.239	0.249	6.07	6.33	16L
D	0.278	0.289	7.07	7.33	20L
D	0.317	0.328	8.07	8.33	24L
D	0.397	0.407	10.07	10.33	28L





#### NOTES:

- 1. D&E DO NOT INCLUDE MOLD FLASH.
- 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15 MM (.006").
- 3. CONTROLLING DIMENSION: MILLIMETERS.
- 4. MEETS JEDEC MO150.
- 5. LEADS TO BE COPLANAR WITHIN 0.10 MM.




PACKAGE OUTLINE, SSOP, 5.3 MM

PROVAL	DOCUMENT CONTROL NO.	REV.	1 /
	21-0056	С	$\frac{1}{2}$


## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



					COMMI	ON DI	MENS	SIDNS					EXPO	SED	PAD	VAF	RIAT	ZND	
PKG	1	12L 4×4	\$	1	6L 4×4		2	0L 4×	4	a	24L 4×4	4	PKG.		DS			E2	
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	CODES	MIN.	NDM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T1244-2	1.95	2.10	2.25	1.95	2.10	2.25
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	T1644-2	1.95	2.10	2.25	1.95	2.10	2.25
A2	_	0.20 REF	_	-	0.20 REF		_	0.20 REF	_		0.20 REF	-	T2044-1	1.95	2.10	2.25	1.95	2.10	2.25
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	T2444-1	2,45	2.60	2.63	2.45	2.60	2.63
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10							
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10							
e	_	0.80 BS0			0.65 BSC	-	_	0.50 BSC			0.50 BSC								
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-							
N N	0.45	0.55	0.65	0.45	0.55 16	0.65	0.45	0.55 20	0.65	0.30	0.40	0.50							
ND ND	+	3			4			5			6	_							
NE NE	+	3			4							_							
	-			l .	7			5		6									
Vor.		WGGB			WGGC			₩GGD-	1		WGGD-	2							
2. AL 3. N 4. TH JE	MENSIO L DIME IS THE HE TERM SD 95-	NING & NSIONS /	ARE IN NUMBER IDENTII 012. DE	MILLIMET OF TEF FIER AND TAILS OF	ONFORM TERS. AN RMINALS. O TERMIN	GLES AR	E IN D	5M-1994 EGREES. CONVEN R ARE 0	i.	, BUT M	NFORM T	O LOCATED V							
NOTES: 1. DII 2. AL 3. N 4. TH JE TH 5. DII FR	MENSIO L DIME IS THE IE TERM SSD 95- IE ZON MENSIO ROM TE D AND	NING & 'NSIONS / INSIONS /	ARE IN NUMBER IDENTII 012. DE TED. TH LIES TO IP. R TO TI	MILLIMET OF TEF FIER AND TAILS OF E TERMII METALL HE NUMI	ONFORM TERS. AN RMINALS. O TERMIN TERMIN NAL #1 JZED TER BER OF	GLES AR  AL NUME AL #1 ID  IDENTIFIE  RMINAL A	E IN D  BERING ENTIFIE R MAY  IND IS  S ON	5M-1994 EGREES. CONVEN R ARE O BE EITH MEASURI	I. ITION SI PTIONAL HER A M ED BETT	, BUT M IOLD OR VEEN 0.:	nform t iust be i : Marked	O LOCATED V ) FEATURE AND 0.30							
NOTES: 1. DIII 2. AL 3. N 4. TH JET TH 6. NE 7. DE	MENSIO L DIME IS THE HE TERM SSD 95- HE ZON MENSIO ROM TEI D AND EPOPUL	NING & NISONS / TOTAL I I SPP-IE INDICAT N & APPRIMINAL T	ARE IN NUMBER IDENTII 012. DE TED. TH FLIES TO TP. R TO TI POSSIE	MILLIMET OF TEF FIER AND TAILS OF E TERMII METALL HE NUMI	ONFORM TERS. AN RMINALS.IN TERMIN TERMIN TALEMIN TALEMIN TO TERMIN NAL #1 JZED TER BER OF SYMMET	GLES AR  AL NUME AL #1 ID  IDENTIFIE  RMINAL A  TERMINAL  RICAL FA	E IN D  BERING ENTIFIEI R MAY IND IS IS ON ASHION.	5M-1994 EGREES. CONVEN R ARE O BE EITH MEASURI	ITION SI PTIONAL HER A IN ED BETI AND E	, BUT M IOLD OR VEEN 0.:	NFORM T IUST BE I MARKED 25 mm i	O LOCATED V ) FEATURE AND 0.30	mm	VI	4				1/1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

21-0139

A 2/2