
Features

- 3.0V to 5.5V Operating Range
- Advanced Low-voltage Electrically-erasable Programmable Logic Device
- User-controlled Power-down Pin Option
- Pin-controlled Standby Power (10 µA Typical)
- Well-suited for Battery Powered Systems
- 10 ns Maximum Propagation Delay
- CMOS and TTL Compatible Inputs and Outputs
- Latch Feature Hold Inputs to Previous Logic States
- Advanced Electrically-erasable Technology
 - Reprogrammable
 - 100% Tested
- High-reliability CMOS Process
 - 20 Year Data Retention
 - 100 Erase/Write Cycles
 - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Commercial and Industrial Temperature Ranges
- Dual-in-line and Surface Mount Packages in Standard Pinouts
- Inputs are 5V Tolerant
- True Input Transition Detection "QZ" Version

Block Diagram



Pin Configurations

| All | Pinouts | Тор | View |
|-----|---------|-----|------|
| | | | |

| Pin Name | Function |
|----------|-------------------------|
| CLK | Clock |
| IN | Logic Inputs |
| I/O | Bi-directional Buffers |
| VCC | (3V to 5.5V) Supply |
| PD | Programmable Power-down |



| | _ | Z | Z | CLK/IN | □ VCC* | | 0/1 | 0/1 | - | |
|-------|----|----------------|---|--------|--------|----|-----|-----------------|---|-----|
| IN/PD | - | 4 | ო | N | 0 | 28 | 27 | 26 | L | I/O |
| | 5 | | | | 0 | | | 25 | | |
| IN 🗆 | 6 | | | | | | | 24 | Ρ | I/O |
| IN 🗆 | 7 | | | | | | | 23 | Þ | I/O |
| GND* | 8 | | | | | | | 22 | Þ | GND |
| IN 🗆 | 9 | | | | | | | 21 | Þ | I/O |
| IN 🗆 | 10 |) | | | | | | 20 | | I/O |
| IN 🗆 | 11 | ¹ ₽ | £ | 4 | 15 | 16 | 17 | _∞ 19 | Þ | I/O |
| | | Ľ | Ľ | GND | D*D | Ľ | 0/1 | 0/1 | - | |

Note: For PLCC, pins 1, 8, 15, and 22 can be left unconnected. For superior performance, connect VCC to pin 1 and GND to 8, 15, and 22. TSSOP

| CLK/IN | 1 O | 24 | vcc |
|--------|------------|----|-----|
| IN 🗔 | 2 | 23 | I/O |
| IN 🗔 | 3 | 22 | I/O |
| IN/PD | 4 | 21 | I/O |
| IN 🗆 | 5 | 20 | I/O |
| IN 🗔 | 6 | 19 | I/O |
| IN 🗔 | 7 | 18 | I/O |
| IN 🗔 | 8 | 17 | I/O |
| IN 🗔 | 9 | 16 | I/O |
| IN 🗔 | 10 | 15 | I/O |
| IN 🗔 | 11 | 14 | I/O |
| GND 🗔 | 12 | 13 | IN |
| | | | |

DIP/SOIC

| | | \bigcirc | | |
|---------|----|------------|----|-------|
| CLK/IN | 1 | | 24 | l vcc |
| IN 🗆 | 2 | | 23 | □ I/O |
| IN 🗆 | 3 | | 22 | □ I/O |
| IN/PD 🗆 | 4 | | 21 | □ I/O |
| IN 🗆 | 5 | | 20 | □ I/O |
| IN 🗆 | 6 | | 19 | □ I/O |
| IN 🗆 | 7 | | 18 | □ I/O |
| IN 🗆 | 8 | | 17 | □ I/O |
| IN 🗆 | 9 | | 16 | □ I/O |
| IN 🗆 | 10 | | 15 | □ I/O |
| IN 🗆 | 11 | | 14 | □ I/O |
| GND 🗆 | 12 | | 13 | D IN |
| | | | | |



Highperformance EE PLD

ATF22LV10C

See separate datasheet for ATF22LV10CQZ option.



Rev. 0780J-07/00



Description

The ATF22LV10C is a high-performance CMOS (electrically-erasable) programmable logic device (PLD) that utilizes Atmel's proven electrically-erasable Flash memory technology. Speeds down to 10 ns and power dissipation as low as 10 mA are offered. All speed ranges are specified over the 3.0V to 5.5V range for industrial and commercial temperature ranges.

The ATF22LV10C provides a low-voltage and user controlled "zero" power CMOS PLD solution. A user-controlled power-down feature offers "zero" (5 mA typical) standby power. This feature allows the user to manage total system power to meet specific application requirements and enhance reliability, all without sacrificing speed. (The ATF22LV10CZ provides edge-sensing "zero" standby power (10 mA typical), as well as low voltage operation. See the ATF22LV10CZ datasheet.)

Absolute Maximum Ratings*

| Temperature Under Bias40°C to +85°C |
|--|
| Storage Temperature65°C to +150°C |
| Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾ |
| Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.0V ⁽¹⁾ |
| Programming Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾ |

DC and AC Operating Conditions

The ATF22LV10C is capable of operating at supply voltages down to 3.0V. When the power-down pin is active, the device is placed into a zero standby power-down mode. When the power-down pin is not used or active, the device operates in a full power low voltage mode. Pin "keeper" circuits on input and output pins hold pins to their previous logic levels when idle, which eliminate static power consumed by pull-up resistors.

The ATF22LV10C macrocell incorporates a variable product term architecture. Each output is allocated from 8 to 16 product terms which allows highly-complex logic functions to be realized. Two additional product terms are included to provide synchronous reset and asynchronous reset. These additional product terms are common to all 10 registers and are automatically cleared upon power-up. Register preload simplifies testing. A security fuse prevents unauthorized copying of programmed fuse patterns.

| *NOTIC | E: | Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent dam- age to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. |
|--------|----|--|
| NI-t- | | Minimum veltage is 0.01/ DC which may under |

Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

| | Commercial | Industrial |
|---------------------------------|-------------|--------------|
| Operating Temperature (Ambient) | 0°C - 70°C | -40°C - 85°C |
| V _{CC} Power Supply | 3.0V - 5.5V | 3.0V - 5.5V |

Compiler Mode Selection

| | PAL Mode | GAL Mode | Power-down Mode ⁽¹⁾ |
|---------|------------------|----------------------|--------------------------------|
| | (5828 Fuses) | (5892 Fuses) | (5893 Fuses) |
| Synario | ATF22C10C (DIP) | ATF22C10C DIO (UES) | ATF22C10C DIP (PWD) |
| | ATF22V10C (PLCC) | ATF22V10C PLCC (UES) | ATF22C10V PLCC (PWD) |
| WINCUPL | P22V10 | G22V10 | G22V10CP |
| | P22V10LCC | G22V10LCC | G22V10CPLCC |

Note: 1. These device types will create a JEDEC file which when programmed in an ATF22V10C device will enable the power-down mode feature. All other devices have this feature disabled.

Functional Logic Diagram Description

The functional logic diagram describes the ATF22LV10C architecture.

The ATF22LV10C has 12 inputs and 10 I/O macrocells. Each macrocell can be configured into one of four output configurations: active high/low, registered/combinatorial output.The universal architecture of the ATF22LV10C can be programmed to emulate most 24-pin PAL devices. Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF22LV10C. Eight bytes (64 fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.

DC Characteristics

| Symbol | Parameter | Condition ⁽²⁾ | | Min | Тур | Max | Units |
|------------------|--|--|--------------------------------|------------------------|----------|------------------------|----------|
| I _{IL} | Input or I/O Low Leakage Current | $0 \le V_{IN} \le V_{IL}(Max)$ | $0 \le V_{IN} \le V_{IL}(Max)$ | | | -10 | μA |
| I _{IH} | Input or I/O High Leakage Current | $(V_{CC} - 0.2)V \le V_{IN} \le V_{CC}$ | | | | 10 | μA |
| I _{CC} | Power Supply Current | V _{CC} = Max, V _{IN} = Max Outputs Open | Com. Ind. | | 55 60 | 85 90 | mA mA |
| I _{CC2} | Clocked Power Supply Current | V _{CC} = Max, Outputs Open, f = 15 MHz | Com. Ind. | | | 100 105 | mA mA |
| I _{PD} | Power Supply Current, Power-down Mode | V _{CC} = Max, V _{IN} = 0, Outputs Open | Com. Ind. | | 10 10 | 100 100 | μΑ μΑ |
| $I_{OS}^{(1)}$ | Output Short Circuit Current | $V_{OUT} = 0.5V$ | | | | -130 | mA |
| V _{IL} | Input Low Voltage | | | -0.5 | | 0.8 | V |
| V _{IH} | Input High Voltage | | | 2.0 | | V _{CC} + 0.75 | V |
| V _{OL} | Output Low Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$ $I_{OL} = 16 \text{ mA}$ | | | | 0.5 | V |
| V _{OH} | Output High Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$ $I_{OH} = -2.0 \text{ mA}$ | | 2.4 | | | V |
| V _{OH} | Output High Voltage | I _{OH} = -100 μA | | V _{CC} - 0.2V | | | V |


Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

2. For DC characteristics, the test condition of V_{CC} = Max corresponds to 3.6V.





AC Waveforms



AC Characteristics⁽¹⁾


| | | - | -10 | | | |
|------------------|---|-----|------|-----|------|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| t _{PD} | Input or Feedback to Non-Registered Output | 3 | 10 | 3 | 15 | ns |
| t _{CF} | Clock to Feedback | | 5 | | 8 | ns |
| t _{CO} | Clock to Output | 2 | 6.5 | 2 | 10 | ns |
| t _S | Input or Feedback Setup Time | 7.5 | | 12 | | ns |
| t _H | Input Hold Time | 0 | | 0 | | ns |
| t _P | Clock Period | 12 | | 16 | | ns |
| t _w | Clock Width | 6 | | 8 | | ns |
| | External Feedback 1/(t _S + t _{CO}) | | 71.4 | | 45.5 | MHz |
| f _{MAX} | Internal Feedback 1/(t _S + t _{CF}) | | 80 | | 50 | MHz |
| | No Feedback 1/(t _P) | | 83.3 | | 62.5 | MHz |
| t _{EA} | Input to Output Enable | 3 | 12 | 3 | 15 | ns |
| t _{ER} | Input to Output Disable | 2 | 12 | 2 | 15 | ns |
| t _{AP} | Input or I/O to Asynchronous Reset of Register | 3 | 13 | 3 | 15 | ns |
| t _{SP} | Setup Time, Synchronous Preset | 10 | | 10 | | ns |
| t _{AW} | Asychronous Reset Width | 8 | | 8 | | ns |
| t _{AR} | Asychronous Reset Recovery Time | 6 | | 6 | | ns |
| t _{SPR} | Synchronous Preset to Clock Recovery Time | 10 | | 10 | | ns |

ATF22LV10C


Power-down AC Characteristics

| | | - | 10 | - | | |
|-------------------|--------------------------------|-----|-----|-----|-----|-------|
| Symbol | Parameter | Min | Мах | Min | Max | Units |
| t _{IVDH} | Valid Input before PD High | 10 | | 15 | | ns |
| t _{GVDH} | Valid OE before PD High | 0 | | 0 | | ns |
| t _{CVDH} | Valid Clock before PD High | 0 | | 0 | | ns |
| t _{DHIX} | Input Don't Care after PD High | | 10 | | 15 | ns |
| t _{DHGX} | OE Don't Care after PD High | | 10 | | 15 | ns |
| t _{DHCX} | Clock Don't Care after PD High | | 10 | | 15 | ns |
| t _{DLIV} | PD Low to Valid Input | | 10 | | 15 | ns |
| t _{DLGV} | PD Low to Valid OE | | 25 | | 30 | ns |
| t _{DLCV} | PD Low to Valid Clock | | 25 | | 30 | ns |
| t _{DLOV} | PD Low to Valid Output | | 30 | | 35 | ns |

Input Test Waveforms and Measurement Levels



Output Test Loads



Note: Similar competitors devices are specified with slightly different loads. These load differences may affect output signals' delay and slew rate. Atmel devices are tested with sufficient margins to meet compatible device specification conditions.

Pin Capacitance

t_R, t_F < 1.5ns

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

| | Тур | Мах | Units | Conditions |
|------------------|-----|-----|-------|----------------|
| C _{IN} | 5 | 8 | pF | $V_{IN} = 0V$ |
| C _{OUT} | 6 | 8 | pF | $V_{OUT} = 0V$ |

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





Power-up Reset

The registers in the ATF22LV10C are designed to reset during power-up. At a point delayed slightly from V_{CC} crossing V_{RST}, all registers will be reset to the low state. The output state will depend on the polarity of the buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1. The V_{CC} rise must be monotonic and start below 0.7V.
- 2. The clock must remain stable during T_{PR} .
- After T_{PR}, all input and feedback setup times must be met before driving the clock pin high.

Preload of Register Outputs

The ATF22LV10C registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

Electronic Signature Word

There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF22LV10C fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.

The security fuse should be programmed last, as its effect is immediate.

Programming/Erasing

Programming/erasing is performed using standard PLD programmers. See CMOS PLD Programming Hardware & Software Support for information on software/programming.

| Parameter | Description | Тур | Max | Units |
|------------------|------------------------------|-----|-------|-------|
| T _{PR} | Power-up Reset Time | 600 | 1,000 | ns |
| V _{RST} | Power-up Reset Voltage | 2.5 | 3.0 | V |

Input and I/O Pin-keeper

All ATF22V10C family members have internal input and I/O pin-keeper circuits. Therefore, whenever inputs or I/Os are not being driven externally, they will maintain their last driven state. This ensures that all logic array inputs and device outputs are at known states. These are relatively weak active circuits that can be easily overridden by TTL-compatible drivers (see Input and I/O diagrams on page 8).


Power-down Mode

The ATF22LV10C includes an optional pin controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin (Pin 4 on the DIP/SOIC packages and Pin 5 on the PLCC package). When the PD pin is high, the device supply current is reduced to less than 100 mA. During power-down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs which were in an undetermined state at the onset of power-down will remain at the same state. During powerdown, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to insure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is enabled in the logic design file. Designs using the power-down pin may not use the PD pin logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.


PD pin configuration is controlled by the design file, and appears as a separate fuse bit in the JEDEC file. When the power-down feature is not specified in the design file, the IN/PD pin will be configured as a regular logic input.

Note: Some programmers list the 22V10 JEDEC compatible 22V10C (no PD used) separately from the non-22V10 JEDEC compatible 22V10CEX (with PD used).

Input Diagram




I/O Diagram









Functional Logic Diagram ATF22LV10C




*Input not available if the power-down (PD) option is utilized.


ATF22LV10C NORMALIZED ICC VS. TEMP.






ATF22LV10C OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE ($V_{CC} = 3.3V, T_A = 25^{\circ}C$) 90.00 80.00 70.00 60.00 loL (mA) 50.00 40.00 30.00 20.00 10.00 0.00 0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.30 OUTPUT VOLTAGE (V)






FREQUENCY (MHz)

















NORMALIZED TPD VS. VCC




NORMALIZED T_{co} VS. V_{cc}













NORMALIZED T_{PD} VS. TEMP



























Ordering Information

| t _{PD} (ns) | t _s (ns) | t _{co} (ns) | Ordering Code | Package | Operation Range |
|-------------------------|------------------------|-------------------------|--|---------------------------|--------------------------------|
| 10 | 7.5 | 7.5 | ATF22LV10C-10JC ATF22LV10C-10PC ATF22LV10C-10SC ATF22LV10C-10XC | 28J 24P3 24S 24X | Commercial (0°C to 70°C) |
| 15 | 12 | 10 | ATF22LV10C-15JC ATF22LV10C-15PC ATF22LV10C-15SC ATF22LV10C-15XC | 28J 24P3 24S 24X | Commercial (0°C to 70°C) |
| | 12 | 10 | ATF22LV10C-15JI ATF22LV10C-15PI ATF22LV10C-15SI ATF22LV10C-15XI | 28J 24P3 24S 24X | Industrial (-40°C to +85°C) |


Using "C" Product for Industrial

To use commercial product for industrial temperature ranges, simply de-rate I_{CC} by 15% on the "C" device. No speed de-rating is necessary.

| B-lead, Plastic J-leaded Chip Carrier (PLCC) |
|--|
| 4-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP) |
| 4-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) |
| 4-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP) |
| 4-I 4-I |

ATF22LV10C

Packaging Information







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Fax-on-Demand North America: 1-(800) 292-8635

International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

