#### **Features**

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
  - Data Sheet Describes Mode 0 Operation
- Medium-voltage and Standard-voltage Operation
  - $-5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$
  - $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
- 5.0 MHz Clock Rate (5V)
- 32-byte Page Mode
- Block Write Protection
  - Protect 1/4, 1/2, or Entire Array
- Write Protect (WP) Pin and Write Disable Instructions for both Hardware and Software Data Protection
- Self-timed Write Cycle (2 ms [5V] typical)
- High Reliability
  - Endurance: One Million Write Cycles
  - Data Retention: 100 Years
- 8-lead PDIP and 8-lead JEDEC SOIC Packages

### Description


The AT25080A/160A/320A/640A provides 8192/16384/32768/65536 bits of serial electrically-erasable programmable read-only memory (EEPROM) organized as 1024/2048/4096/8192 words of 8 bits each. The device is optimized for use in many automotive applications where low-power and low-voltage operation are essential. The AT25080A/160A/320A/640A is available in space saving 8-lead PDIP and 8-lead JEDEC SOIC packages.

The AT25080A/160A/320A/640A is enabled through the Chip Select pin ( $\overline{CS}$ ) and accessed via a three-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before write.

Block write protection is enabled by programming the status register with one of four blocks of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware data protection is provided via the  $\overline{\text{WP}}$  pin to protect against inadvertent write attempts to the status register. The  $\overline{\text{HOLD}}$  pin may be used to suspend any serial communication without resetting the serial sequence.

Table 1. Pin Configuration

| Pin Name | Function              |
|----------|-----------------------|
| CS       | Chip Select           |
| SCK      | Serial Data Clock     |
| SI       | Serial Data Input     |
| SO       | Serial Data Output    |
| GND      | Ground                |
| VCC      | Power Supply          |
| WP       | Write Protect         |
| HOLD     | Suspends Serial Input |
| NC       | No Connect            |
| DC       | Don't Connect         |





SPI Serial Automotive EEPROMs 8K (1024 x 8) 16K (2048 x 8) 32K (4096 x 8) 64K (8192 x 8)

AT25080A AT25160A AT25320A AT25640A

3401C-SEEPR-8/04






### **Absolute Maximum Ratings\***

| Operating Temperature40°C                    | to +125°C  |
|--|------------|
| Storage Temperature65°C                      | to +150°C  |
| Voltage on Any Pin with Respect to Ground1.0 | V to +7.0V |
| Maximum Operating Voltage                    | 6.25V      |
| DC Output Current                            | 5.0 mA     |

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 1. Block Diagram



### AT25080A/160A/320A/640A

**Table 2.** Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +5.0 \text{V}$  (unless otherwise noted).

| Symbol           | Test Conditions                           | Max | Units | Conditions            |
|------------------|---|-----|-------|-----------------------|
| C <sub>OUT</sub> | Output Capacitance (SO)                   | 8   | pF    | V <sub>OUT</sub> = 0V |
| C <sub>IN</sub>  | Input Capacitance (CS, SCK, SI, WP, HOLD) | 6   | pF    | $V_{IN} = 0V$         |

Note: 1. This parameter is characterized and is not 100% tested.

**Table 3.** DC Characteristics<sup>(1)</sup>

Applicable over recommended operating range from:  $T_A = -40$ °C to +125°C,  $V_{CC} = +2.7$ V to +5.5V

| Symbol                         | Parameter           | Test Condition                                     |   | Min                   | Тур | Max                   | Units |
|--------------------------------|---------------------|--|---|-----------------------|-----|-----------------------|-------|
| V <sub>CC1</sub>               | Supply Voltage      |  |   | 2.7                   |     | 5.5                   | V     |
| V <sub>CC2</sub>               | Supply Voltage      |  |   | 4.5                   |     | 5.5                   | V     |
| I <sub>CC1</sub>               | Supply Current      | V <sub>CC</sub> = 5.0V at 5 MHz, SC                | ) = Open, Read                          |                       |     | 6.0                   | mA    |
| I <sub>CC2</sub>               | Supply Current      | V <sub>CC</sub> = 5.0V at 1 MHz                    |   |                       |     | 3.0                   | mA    |
| I <sub>CC3</sub>               | Supply Current      | V <sub>CC</sub> = 5.0V at 5 MHz, SC<br>Read, Write |   |                       | 7.0 | mA                    |       |
| I <sub>SB1</sub>               | Standby Current     | $V_{CC} = 2.7V, \overline{CS} = V_{CC}$            | $V_{CC} = 2.7V, \overline{CS} = V_{CC}$ |                       |     | 10.0 <sup>(2)</sup>   | μΑ    |
| I <sub>SB2</sub>               | Standby Current     | $V_{CC} = 5.0V, \overline{CS} = V_{CC}$            | $V_{CC} = 5.0V, \overline{CS} = V_{CC}$ |                       | 2.0 | 13.0 <sup>(2)</sup>   | μΑ    |
| I <sub>IL</sub>                | Input Leakage       | V <sub>IN</sub> = 0V to V <sub>CC</sub>            | $V_{IN} = 0V \text{ to } V_{CC}$        |                       |     |                       | μΑ    |
| I <sub>OL</sub>                | Output Leakage      | V <sub>IN</sub> = 0V to V <sub>CC</sub>            | V <sub>IN</sub> = 0V to V <sub>CC</sub> |                       |     | 3.0                   | μΑ    |
| V <sub>IL</sub> <sup>(1)</sup> | Input Low-voltage   |  |   |                       |     | V <sub>CC</sub> x 0.3 | V     |
| V <sub>IH</sub> <sup>(1)</sup> | Input High-voltage  |  |   | V <sub>CC</sub> x 0.7 |     | V <sub>CC</sub> + 0.5 | V     |
| V <sub>OL1</sub>               | Output Low-voltage  | 0.71/  | I <sub>OL</sub> = 3.0 mA                |                       |     | 0.4                   | V     |
| V <sub>OH1</sub>               | Output High-voltage | $2.7V \le V_{CC} \le 5.5V$                         | I <sub>OH</sub> = -1.6 mA               | V <sub>CC</sub> - 0.8 |     |                       | V     |

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.

2. Worst case measured at 125°C





Table 4. AC Characteristics

Applicable over recommended operating range from  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = As$  Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

| Symbol                   | Parameter             | Voltage              | Min        | Max        | Units        |
|--------------------------|-----------------------|----------------------|------------|------------|--------------|
| f <sub>SCK</sub>         | SCK Clock Frequency   | 4.5–5.5<br>2.7–5.5   | 0<br>0     | 5.0<br>3.0 | MHz          |
| t <sub>RI</sub>          | Input Rise Time       | 4.5–5.5<br>2.7–5.5   |            | 2<br>2     | μs           |
| t <sub>FI</sub>          | Input Fall Time       | 4.5–5.5<br>2.7–5.5   |            | 2<br>2     | μs           |
| t <sub>wH</sub>          | SCK High Time         | 4.5–5.5<br>2.7–5.5   | 80<br>133  |            | ns           |
| t <sub>wL</sub>          | SCK Low Time          | 4.5–5.5<br>2.7–5.5   | 80<br>133  |            | ns           |
| t <sub>CS</sub>          | CS High Time          | 4.5–5.5<br>2.7–5.5   | 150<br>250 |            | ns           |
| t <sub>CSS</sub>         | CS Setup Time         | 4.5–5.5<br>2.7–5.5   | 150<br>250 |            | ns           |
| t <sub>CSH</sub>         | CS Hold Time          | 4.5–5.5<br>2.7–5.5   | 150<br>250 |            | ns           |
| t <sub>su</sub>          | Data In Setup Time    | 4.5–5.5<br>2.7–5.5   | 50<br>50   |            | ns           |
| t <sub>H</sub>           | Data In Hold Time     | 4.5–5.5<br>2.7–5.5   | 50<br>50   |            | ns           |
| t <sub>HD</sub>          | Hold Setup Time       | 4.5–5.5<br>2.7–5.5   | 100<br>100 |            |              |
| t <sub>CD</sub>          | Hold Hold Time        | 4.5–5.5<br>2.7 - 5.5 | 150<br>200 |            | ns           |
| t <sub>v</sub>           | Output Valid          | 4.5 - 5.5<br>2.7–5.5 | 0          | 80<br>133  | ns           |
| t <sub>HO</sub>          | Output Hold Time      | 4.5–5.5<br>2.7–5.5   | 0          |            | ns           |
| t <sub>LZ</sub>          | Hold to Output Low Z  | 4.5–5.5<br>2.7–5.5   | 0          | 100<br>100 | ns           |
| t <sub>HZ</sub>          | Hold to Output High Z | 4.5–5.5<br>2.7–5.5   |            | 100<br>100 | ns           |
| t <sub>DIS</sub>         | Output Disable Time   | 4.5–5.5<br>2.7–5.5   |            | 150<br>250 | ns           |
| t <sub>WC</sub>          | Write Cycle Time      | 4.5–5.5<br>2.7–5.5   |            | 5<br>5     | ms           |
| Endurance <sup>(1)</sup> | 5.0V, 25°C, Page Mode |                      | 1M         |            | Write Cycles |

Note: 1. This parameter is characterized and is not 100% tested.

### AT25080A/160A/320A/640A

# Serial Interface Description

**MASTER:** The device that generates the serial clock.

**SLAVE:** Because the Serial Clock pin (SCK) is always an input, the AT25080A/160A/320A/640A always operates as a slave.

**TRANSMITTER/RECEIVER:** The AT25080A/160A/320A/640A has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

**SERIAL OP-CODE:** After the device is selected with  $\overline{CS}$  going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed.

**INVALID OP-CODE:** If an invalid op-code is received, no data will be shifted into the AT25080A/160A/320A/640A, and the serial output pin (SO) will remain in a high impedance state until the falling edge of  $\overline{\text{CS}}$  is detected again. This will reinitialize the serial communication.

**CHIP SELECT:** The AT25080A/160A/320A/640A is selected when the  $\overline{\text{CS}}$  pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state.


HOLD: The HOLD pin is used in conjunction with the  $\overline{CS}$  pin to select the AT25080A/160A/320A/640A. When the device is selected and a serial sequence is underway,  $\overline{HOLD}$  can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the  $\overline{HOLD}$  pin must be brought low while the SCK pin is low. To resume serial communication, the  $\overline{HOLD}$  pin is brought high while the SCK pin is low (SCK may still toggle during  $\overline{HOLD}$ ). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

**WRITE PROTECT:** The write protect pin  $(\overline{WP})$  will allow normal read/write operations when held high. When the WP pin is brought low and WPEN bit is "1", all write operations to the status register are inhibited.  $\overline{WP}$  going low while  $\overline{CS}$  is still low will interrupt a write to the status register. If the internal write cycle has already been initiated,  $\overline{WP}$  going low will have no effect on any write operation to the status register. The  $\overline{WP}$  pin function is blocked when the WPEN bit in the status register is "0". This will allow the user to install the AT25080A/160A/320A/640A in a system with the  $\overline{WP}$  pin tied to ground and still be able to write to the status register. All  $\overline{WP}$  pin functions are enabled when the WPEN bit is set to "1".





Figure 2. SPI Serial Interface



# Functional Description

The AT25080A/160A/320A/640A is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6805 and 68HC11 series of microcontrollers.

The AT25080A/160A/320A/640A utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 5. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low CS transition.

Table 5. Instruction Set for the AT25080A/160A/320A/640A

| Instruction Name         | Instruction Format | Operation                   |
|--------------------------|--------------------|-----------------------------|
| WREN 0000 X110 Set Write |                    | Set Write Enable Latch      |
| WRDI                     | 0000 X100          | Reset Write Enable Latch    |
| RDSR                     | 0000 X101          | Read Status Register        |
| WRSR                     | 0000 X001          | Write Status Register       |
| READ                     | 0000 X011          | Read Data from Memory Array |
| WRITE                    | 0000 X010          | Write Data to Memory Array  |

**WRITE ENABLE (WREN):** The device will power-up in the write disable state when  $V_{CC}$  is applied. All programming instructions must therefore be preceded by a Write Enable instruction.

**WRITE DISABLE (WRDI):** To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the  $\overline{\text{WP}}$  pin.

**READ STATUS REGISTER (RDSR):** The Read Status Register instruction provides access to the status register. The READY/BUSY and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

Table 6. Status Register Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WPEN  | Х     | Х     | Х     | BP1   | BP0   | WEN   | RDY   |

Table 7. Read Status Register Bit Definition

| Bit                                 | Definition  |  |  |  |  |
|-------------------------------------|---|--|--|--|--|
| Bit 0 (RDY)                         | Bit $0 = 0$ ( $\overline{RDY}$ ) indicates the device is ready. Bit $0 = 1$ indicates the write cycle is in progress. |  |  |  |  |
| Bit 1 (WEN)                         | Bit 1= 0 indicates the device is not write-enabled. Bit 1 = 1 indicates the device is write-enabled.                  |  |  |  |  |
| Bit 2 (BP0)                         | See Table 8 on page 8.  |  |  |  |  |
| Bit 3 (BP1)                         | Bit 3 (BP1) See Table 8 on page 8.  |  |  |  |  |
| Bits 4-6 are "0"s v                 | Bits 4-6 are "0"s when device is not in an internal write cycle.  |  |  |  |  |
| Bit 7 (WPEN) See Table 9 on page 8. |   |  |  |  |  |
| Bits 0-7 are "1"s o                 | during an internal write cycle.   |  |  |  |  |



WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25080A/160A/320A/640A is divided into four array segments. One-quarter, one-half, or all of the memory segments can be protected. Any of the data within any selected segment will therefore be read-only. The block write protection levels and corresponding status register control bits are shown in Table 8.

The three bits BP0, BP1, and WPEN are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN,  $t_{WC}$ , RDSR).

Table 8. Block Write Protect Bits

|        | Status<br>Register Bits |     | Array Addresses Protected |               |               |               |
|--------|-------------------------|-----|---------------------------|---------------|---------------|---------------|
| Level  | BP1                     | BP0 | AT25080A                  | AT25160A      | AT25320A      | AT25640A      |
| 0      | 0                       | 0   | None                      | None          | None          | None          |
| 1(1/4) | 0                       | 1   | 0300<br>-03FF             | 0600<br>-07FF | 0C00<br>-0FFF | 1800<br>–1FFF |
| 2(1/2) | 1                       | 0   | 0200<br>-03FF             | 0400<br>-07FF | 0800<br>-0FFF | 1000<br>–1FFF |
| 3(All) | 1                       | 1   | 0000<br>-03FF             | 0000<br>-07FF | 0000<br>-0FFF | 0000<br>-1FFF |

The WRSR instruction also allows the user to enable or disable the write protect  $(\overline{WP})$  pin through the use of the Write Protect Enable (WPEN) bit. Hardware write protection is enabled when the  $\overline{WP}$  pin is low and the WPEN bit is "1". Hardware write protection is disabled when either the  $\overline{WP}$  pin is high or the WPEN bit is "0". When the device is hardware write-protected, writes to the status register, including the block protect bits and the WPEN bit, and the block-protected sections in the memory array are disabled. Writes are only allowed to sections of the memory that are not block-protected.

**NOTE:** When the WPEN bit is hardware write-protected, it cannot be changed back to "0" as long as the  $\overline{WP}$  pin is held low.

Table 9. WPEN Operation

| WPEN | WP   | WEN | Protected<br>Blocks | Unprotected<br>Blocks | Status<br>Register |
|------|------|-----|---------------------|-----------------------|--------------------|
| 0    | X    | 0   | Protected           | Protected             | Protected          |
| 0    | Х    | 1   | Protected           | Writable              | Writable           |
| 1    | Low  | 0   | Protected           | Protected             | Protected          |
| 1    | Low  | 1   | Protected           | Writable              | Protected          |
| Х    | High | 0   | Protected           | Protected             | Protected          |
| Х    | High | 1   | Protected           | Writable              | Writable           |

8

**READ SEQUENCE (READ):** Reading the AT25080A/160A/320A/640A via the serial output (SO) pin requires the following sequence. After the  $\overline{CS}$  line is pulled low to select a device, the READ op-code is transmitted via the SI line followed by the byte address to be read (A15–A0; see Table 10). Upon completion, any data on the SI line will be ignored. The data (D7–D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the  $\overline{CS}$  line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address, allowing the entire memory to be read in one continuous read cycle.

WRITE SEQUENCE (WRITE): In order to program the AT25080A/160A/320A/640A, two separate instructions must be executed. First, the device *must be write-enabled* via the WREN instruction. Then a write (WRITE) instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block write protection level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A write instruction requires the following sequence. After the  $\overline{\text{CS}}$  line is pulled low to select the device, the WRITE op-code is trans'mitted via the SI line followed by the byte address (A15–A0) and the data (D7–D0) to be programmed (see Table 10). Programming will start after the  $\overline{\text{CS}}$  pin is brought high. The low-to-high transition of the  $\overline{\text{CS}}$  pin must occur during the SCK low-time immediately after clocking in the D0 (LSB) data bit.

The READY/BUSY status of the device can be determined by initiating a read status register (RDSR) instruction. If Bit 0 = 1, the write cycle is still in progress. If Bit 0 = 0, the write cycle has ended. Only the RDSR instruction is enabled during the write programming cycle.

The AT25080A/160A/320A/640A is capable of a 32-byte page write operation. After each byte of data is received, the five low-order address bits are internally incremented by one; the high-order bits of the address will remain constant. If more than 32 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25080A/160A/320A/640A is automatically returned to the write disable state at the completion of a write cycle.

**NOTE:** If the device is not write-enabled (WREN), the device will ignore the write instruction and will return to the standby state when  $\overline{CS}$  is brought high. A new  $\overline{CS}$  falling edge is required to reinitiate the serial communication.

Table 10. Address Key

| Address            | AT25080A                         | AT25160A                         | AT25320A                         | AT25640A                         |
|--------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| A <sub>N</sub>     | A <sub>9</sub> -A <sub>0</sub>   | A <sub>10</sub> -A <sub>0</sub>  | A <sub>11</sub> -A <sub>0</sub>  | A <sub>12</sub> -A <sub>0</sub>  |
| Don't<br>Care Bits | A <sub>15</sub> -A <sub>10</sub> | A <sub>15</sub> -A <sub>11</sub> | A <sub>15</sub> -A <sub>12</sub> | A <sub>15</sub> -A <sub>13</sub> |





## **Timing Diagrams**

Figure 3. Synchronous Data Timing (for Mode 0)




Figure 4. WREN Timing




Figure 5. WRDI Timing







Figure 6. RDSR Timing



### Figure 7. WRSR Timing







# **AT25080A Ordering Information**

| Ordering Code       | Package | Operation Range  |
|---------------------|---------|------------------|
| AT25080A-10PA-5.0C  | 8P3     | Automotive       |
| AT25080AN-10SA-5.0C | 8S1     | (-40°C to 125°C) |
| AT25080A-10PA-2.7C  | 8P3     | Automotive       |
| AT25080AN-10SA-2.7C | 8S1     | (-40°C to 125°C) |

| Package Type |   |  |  |
|--------------|---|--|--|
| 8P3          | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)           |  |  |
| 8S1          | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |  |  |
| Options      |   |  |  |
| -5.0         | Standard Device (4.5V to 5.5V)                                    |  |  |
| -2.7         | Low Voltage (2.7V to 5.5V)  |  |  |





# **AT25160A Ordering Information**

| Ordering Code       | Package | Operation Range  |
|---------------------|---------|------------------|
| AT25160A-10PA-5.0C  | 8P3     | Automotive       |
| AT25160AN-10SA-5.0C | 8S1     | (-40°C to 125°C) |
| AT25160A-10PA-2.7C  | 8P3     | Automotive       |
| AT25160AN-10SA-2.7C | 8S1     | (-40°C to 125°C) |

| Package Type |   |  |  |  |
|--------------|---|--|--|--|
| 8P3          | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)           |  |  |  |
| 8S1          | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |  |  |  |
| Options      |   |  |  |  |
| -5.0         | Standard Device (4.5V to 5.5V)                                    |  |  |  |
| -2.7         | Low Voltage (2.7V to 5.5V)  |  |  |  |

## **AT25320A Ordering Information**

| Ordering Code       | Package | Operation Range  |
|---------------------|---------|------------------|
| AT25320A-10PA-5.0C  | 8P3     | Automotive       |
| AT25320AN-10SA-5.0C | 8S1     | (-40°C to 125°C) |
| AT25320A-10PA-2.7C  | 8P3     | Automotive       |
| AT25320AN-10SA-2.7C | 8S1     | (-40°C to 125°C) |

| Package Type |   |  |  |  |
|--------------|---|--|--|--|
| 8P3          | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)           |  |  |  |
| 8S1          | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |  |  |  |
| Options      |   |  |  |  |
| -5.0         | Standard Device (4.5V to 5.5V)                                    |  |  |  |
| -2.7         | Low Voltage (2.7V to 5.5V)  |  |  |  |






# **AT25640A Ordering Information**

| Ordering Code       | Package | Operation Range  |
|---------------------|---------|------------------|
| AT25640A-10PA-5.0C  | 8P3     | Automotive       |
| AT25640AN-10SA-5.0C | 8S1     | (-40°C to 125°C) |
| AT25640A-10PA-2.7C  | 8P3     | Automotive       |
| AT25640AN-10SA-2.7C | 8S1     | (-40°C to 125°C) |


| Package Type |   |  |  |  |
|--------------|---|--|--|--|
| 8P3          | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)           |  |  |  |
| 8S1          | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |  |  |  |
| Options      |   |  |  |  |
| -5.0         | Standard Device (4.5V to 5.5V)                                    |  |  |  |
| -2.7         | Low Voltage (2.7V to 5.5V)  |  |  |  |

### **Packaging Information**


#### **8P3 - PDIP**



Top View



**End View** 



#### **COMMON DIMENSIONS**


(Unit of Measure = inches)

| SYMBOL | MIN       | NOM   | MAX   | NOTE |
|--------|-----------|-------|-------|------|
| Α      | _         | _     | 0.210 | 2    |
| A2     | 0.115     | 0.130 | 0.195 |      |
| b      | 0.014     | 0.018 | 0.022 | 5    |
| b2     | 0.045     | 0.060 | 0.070 | 6    |
| b3     | 0.030     | 0.039 | 0.045 | 6    |
| С      | 0.008     | 0.010 | 0.014 |      |
| D      | 0.355     | 0.365 | 0.400 | 3    |
| D1     | 0.005     | -     | _     | 3    |
| Е      | 0.300     | 0.310 | 0.325 | 4    |
| E1     | 0.240     | 0.250 | 0.280 | 3    |
| е      | 0.100 BSC |       |       |      |
| eA     | 0.300 BSC |       |       | 4    |
| L      | 0.115     | 0.130 | 0.150 | 2    |

Notes:

- 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information.
- 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
- 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
- 4. E and eA measured with the leads constrained to be perpendicular to datum.
- 5. Pointed or rounded lead tips are preferred to ease insertion.
- 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).


01/09/02









#### 8S1 - JEDEC SOIC



Top View



Side View



**End View** 

**SYMBOL** 

# **COMMON DIMENSIONS** (Unit of Measure = mm)

 MIN
 NOM
 MAX
 NOTE

 1.35
 1.75

 0.10
 0.25

| A1 | 0.10     | _ | 0.25 |  |
|----|----------|---|------|--|
| b  | 0.31     | _ | 0.51 |  |
| С  | 0.17     | _ | 0.25 |  |
| D  | 4.80     | _ | 5.00 |  |
| E1 | 3.81     | _ | 3.99 |  |
| Е  | 5.79     | _ | 6.20 |  |
| е  | 1.27 BSC |   |      |  |
| L  | 0.40     | _ | 1.27 |  |
| a  | 00       |   | 00   |  |

Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

10/7/03

REV.

В



1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 **TITLE 8S1**, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)

DRAWING NO. 8S1



#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. All rights reserved. Atmel® and combinations thereof, are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

